About: SystemVerilog

Property	Value
dbo:description	język programowania (pl) lenguaje de programación (es) limbaj de programare (ro) linguagem de programação (pt) llenguatge de programació (ca) ohjelmointikieli (fi) programmeringssprog (da) programmeringsspråk (nn) programovací jazyk (cs) programovací jazyk (sk) programspråk (sv) yezh programmiñ (br) שפת תכנות (iw) प्रोग्रामिंग भाषा (hi) ਪ੍ਰੋਗਰਾਮਿੰਗ ਭਾਸ਼ਾ (pa) പ്രോഗ്രാമിങ് ഭാഷ (ml) programmeertaal (nl) Hardwarebeschreibungssprache (de) Sheeran ausew (it) hardware description and hardware verification language (en) langage de description et de vérification de matériel (fr) 硬體描述・硬體驗證統一語言 (zh)
dbo:designer	dbr:Synopsys dbr:Institute_of_Electrical_and_Electronics_Engineers
dbo:influencedBy	dbr:VHDL dbr:Java_(programming_language) dbr:C++ dbr:Verilog
dbo:latestReleaseDate	2023-12-16 (xsd:date)
dbo:latestReleaseVersion	IEEE 1800-2023
dbo:wikiPageExternalLink	http://www.eda.org/sv-ieee1800/ http://www.systemverilog.org/ http://www.edaplayground.com http://asicguru.com/System-Verilog-Tutorial/1/3 http://hdvl.wordpress.com/category/systemverilog/ http://www.svericl.com/sverule http://www.veripool.org/verilog-mode http://SystemVerilog.us http://www.testbench.in http://www.eetimes.com/news/design/showArticle.jhtml;%3FarticleID=173601060 http://www.vhdl.org/sv/ http://www.project-veripage.com/sv_front.php http://www.asic-world.com/systemverilog/tutorial.html https://github.com/zachjs/sv2v/ https://www.amazon.com/Formal-Verification-Essential-Toolkit-Modern-ebook/dp/B012VX1MW8/ref=sr_1_1%3Fie=UTF8&qid=1451183481&sr=8-1&keywords=erik+seligman+formal+verification https://www.amazon.com/SystemVerilog-Design-Second-Hardware-Modeling/dp/0387333991/ref=sr_1_4%3Fie=UTF8&s=books&qid=1247578512&sr=8-4 https://www.amazon.com/SystemVerilog-Verification-Learning-Testbench-Language/dp/0387765298/ref=sr_1_1%3Fie=UTF8&s=books&qid=1247578512&sr=8-1 http://sourceforge.net/projects/svunit/ https://ieeexplore.ieee.org/browse/standards/get-program/page/series%3Fid=80 https://ieeexplore.ieee.org/document/8299595
dbo:wikiPageWikiLink	dbr:Dynamically-allocated_memory dbr:Edge-triggered_flip-flop dbr:Edge_case dbr:List_of_C-family_programming_languages dbr:Real-time_computing dbr:Object-oriented_programming dbr:VHDL dbr:General-purpose_input/output dbr:Transaction_processing_system dbr:Netlist dbr:Verilog-AMS dbr:Corner_case dbr:Java_(programming_language) dbr:Formal_logic dbr:Test_bench dbr:Interpretation_(logic) dbr:Header_file dbr:Union_type dbr:Instance_(computer_science) dbr:Typedef dbr:C++ dbr:C_(programming_language) dbr:Electronics dbr:Interface_(computing) dbr:FIFO_(computing_and_electronics) dbr:Dynamic_array dbr:Synopsys dbr:Synchronization_(computer_science) dbr:Register-transfer_level dbr:Automatic_test_pattern_generation dbr:Local_variable dbr:SystemC dbr:E_(verification_language) dbc:Programming_languages_created_in_2002 dbr:Semiconductor dbr:Axiom dbr:Electronic_design_automation dbr:Formal_verification dbr:Logic_synthesis dbr:Verilog dbr:Automated_theorem_proving dbr:Sampling_(statistics) dbr:Permutation dbr:Boolean_satisfiability_problem dbr:Control_flow dbr:Antecedent_(logic) dbr:Consequent dbr:Do_while_loop dbr:Polymorphism_(computer_science) dbr:Real_computation dbr:Language_interoperability dbr:Initialization_(programming) dbr:Electronic_hardware dbr:Type_system dbr:Presupposition dbr:Simulation dbr:Cartesian_product dbr:Flip-flop_(electronics) dbr:Histogram dbr:String_(computer_science) dbr:Queue_(abstract_data_type) dbr:Random_number_generation dbr:Mentor_Graphics dbr:Semaphore_(programming) dbr:Abstract_type dbr:Accellera dbr:Code_coverage dbr:High_impedance dbr:Constructor_(object-oriented_programming) dbr:Static_variable dbr:Information_hiding dbr:Sampling_(signal_processing) dbr:Structured_programming dbr:For_loop dbr:While_loop dbr:Device_under_test dbr:Constant_(computer_programming) dbr:Augmented_assignment dbr:Enumerated_type dbr:Interoperability dbr:Property_Specification_Language dbr:Hardware_description_language dbr:Sequential_logic dbr:Double-ended_queue dbr:Generic_programming dbr:Data_type dbr:Combinational_logic dbr:Fork–join_model dbr:Bit_field dbr:Event_(computing) dbr:Hardware_verification_language dbr:Encapsulation_(computer_programming) dbr:Parameter_(computer_programming) dbr:Template_(C++) dbr:Array_programming dbr:Const_(computer_programming) dbr:Binary_search_tree dbr:Cadence_Design_Systems dbr:Garbage_collection_(computer_science) dbr:Don't-care_term dbr:Void_type dbr:Assertion_(software_development) dbr:Standard_Template_Library dbr:Ethernet_frame dbr:Scoreboarding dbr:Type_conversion dbr:Virtual_function dbr:Lint_(software) dbr:Strong_typing dbr:Functional_verification dbr:Material_implication_(rule_of_inference) dbr:SystemVerilog_DPI dbc:Hardware_description_languages dbc:Hardware_verification_languages dbc:System_description_languages dbr:Weak_typing dbr:Design_space_exploration dbr:Random_testing dbr:SpecC dbr:Return_value dbr:TypeParameter dbr:SystemRDL dbr:Design_space_verification dbr:IEEE dbr:Hardware_design dbr:Template_specialization dbr:OpenVera dbr:Increment_and_decrement_operators dbr:NP-hard dbr:Run_time_(program_lifecycle_phase) dbr:Latch_(electronic) dbr:Public_member dbr:Tri-state_buffer dbr:Attribute–value_pair dbr:Define_directive dbr:IEEE_standard dbr:Multidimensional_array dbr:Function_template dbr:Mailbox_(computing) dbr:Assignment_operator dbr:Associative_arrays dbr:HDL_simulator dbr:Packed_array dbr:Boolean_expressions dbr:Constraint_solver dbr:Counting_semaphore dbr:Hardware_interface dbr:Operator_new dbr:Pass_by_reference dbr:Pass_by_value dbr:Keyword_(programming) dbr:Preprocessor_directive dbr:List_of_Verilog_Simulators dbr:Material_implication_(logical_connective) dbr:Synchronization_primitive dbr:Synchronous_logic dbr:Source_file dbr:Strict_weak_order dbr:Stringification dbr:Struct dbr:Test_coverage dbr:Single_inheritance dbr:Verilog_2001
dbp:?	yes (en)
dbp:date	September 2018 (en)
dbp:designer	Synopsys, later IEEE (en)
dbp:fileExt	.sv, .svh (en)
dbp:influencedBy	dbr:VHDL dbr:C++ dbr:Verilog OpenVera, Java (en)
dbp:latestReleaseDate	2023-12-16 (xsd:date)
dbp:latestReleaseVersion	IEEE 1800-2023 (en)
dbp:logoSize	240 (xsd:integer)
dbp:name	SystemVerilog (en)
dbp:paradigms	dbr:Object-oriented_programming dbr:Structured_programming
dbp:reason	What is this concatenation? (en) What's the state in 2018? (en)
dbp:typing	dbr:Type_system dbr:Strong_and_weak_typing
dbp:wikiPageUsesTemplate	dbt:Cite_book dbt:IEEE_standards dbt:Authority_control dbt:Cite_news dbt:Clarify dbt:ISBN dbt:Infobox_programming_language dbt:Reflist dbt:Short_description dbt:Start_date_and_age dbt:Update_inline dbt:Use_American_English dbt:Vague dbt:When dbt:Programmable_logic
dct:subject	dbc:Programming_languages_created_in_2002 dbc:Hardware_description_languages dbc:Hardware_verification_languages dbc:System_description_languages dbc:Articles_with_example_code
gold:hypernym	dbr:Language
rdf:type	owl:Thing dbo:Language dbo:Language wikidata:Q315 wikidata:Q9143 dbo:ProgrammingLanguage dbo:ProgrammingLanguage dbo:ProgrammingLanguage schema:Language
rdfs:label	SystemVerilog (en) SystemVerilog (de) SystemVerilog (fr) SystemVerilog (ja) 시스템베릴로그 (ko) SystemVerilog (pl) SystemVerilog (uk) SystemVerilog (ru) SystemVerilog (zh)
owl:sameAs	freebase:SystemVerilog yago-res:SystemVerilog wikidata:SystemVerilog dbpedia-de:SystemVerilog dbpedia-pl:SystemVerilog dbpedia-fr:SystemVerilog dbpedia-ja:SystemVerilog dbpedia-ru:SystemVerilog dbpedia-zh:SystemVerilog dbpedia-ko:SystemVerilog dbpedia-uk:SystemVerilog dbpedia-global:SystemVerilog
prov:wasDerivedFrom	wikipedia-en:SystemVerilog?oldid=1307154143&ns=0
foaf:homepage	http://www.systemverilog.org/ http://www.systemverilog.org/
foaf:isPrimaryTopicOf	wikipedia-en:SystemVerilog
foaf:name	SystemVerilog (en)
is dbo:influenced of	dbr:Verilog
is dbo:wikiPageDisambiguates of	dbr:SV
is dbo:wikiPageRedirects of	dbr:IEEE_1800 dbr:System_Verilog dbr:System_verilog dbr:Systemverilog
is dbo:wikiPageWikiLink of	dbr:List_of_unit_testing_frameworks dbr:Soft_microprocessor dbr:IEEE_Standards_Association dbr:List_of_HDL_simulators dbr:VHDL dbr:Dataflow_programming dbr:High-level_synthesis dbr:Typedef dbr:C_(programming_language) dbr:SPARC dbr:Parallel_RAM dbr:SystemC dbr:Electronic_system-level_design_and_verification dbr:E_(verification_language) dbr:Andy_Bechtolsheim dbr:Formal_verification dbr:Verilog dbr:Bluespec dbr:Phil_Moorby dbr:SV dbr:Mixin dbr:Intelligent_verification dbr:Integrated_circuit_design dbr:System_on_a_chip dbr:List_of_file_formats dbr:Electronic_circuit_simulation dbr:Chisel_(programming_language) dbr:SVA dbr:Accellera dbr:Aldec dbr:NCSim dbr:Icarus_Verilog dbr:List_of_programming_languages_by_type dbr:EVE/ZeBu dbr:Augmented_assignment dbr:Property_Specification_Language dbr:Hardware_description_language dbr:Field-programmable_gate_array dbr:Hardware_verification_language dbr:Internet_leak dbr:Endianness dbr:Foreach_loop dbr:Design_Automation_Standards_Committee dbr:Flow_to_HDL dbr:Yamaha_OPL dbr:Bit_array dbr:ModelSim dbr:Bus_functional_model dbr:List_of_concurrent_and_parallel_programming_languages dbr:List_of_model_checking_tools dbr:High-level_verification dbr:Rosetta-lang dbr:Verilog-A dbr:Computer_engineering_compendium dbr:SystemVerilog_DPI dbr:Open_Verification_Library dbr:Open_Verification_Methodology dbr:Random_testing dbr:SpecC dbr:Universal_Verification_Methodology dbr:SystemRDL dbr:Reference_Verification_Methodology dbr:OpenVera dbr:IEEE_1800 dbr:System_Verilog dbr:System_verilog dbr:Systemverilog
is dbp:influenced of	dbr:Verilog
is foaf:primaryTopic of	wikipedia-en:SystemVerilog