Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Very long instruction word
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia.org
Type of instruction set architecture
Property
Value
dbo:
description
type of instruction set architecture
(en)
Процессорная микроархитектура
(ru)
lastnost arhitekture nabora ukazov družine mikroprocesorjev
(sl)
Arquitectura de processador
(ca)
architettura obsoleta di processori
(it)
コンパイル時最適化を前提とする命令セットアーキテクチャ
(ja)
Eigenschaft einer Befehlssatzarchitektur einer Familie von Mikroprozessoren
(de)
dbo:
wikiPageExternalLink
https://web.archive.org/web/20120310074119/http:/www.hpl.hp.com/news/2005/jul-sep/VLIW_retrospective.pdf
http://people.cs.clemson.edu/~mark/epic.html
http://www.multiflowthebook.com
http://opac.lib.rpi.edu/search~S6%3F/Xyerazunis&m=t&m=r&m=g&m=a&m=o&SORT=D&searchscope=6/Xyerazunis&m=t&m=r&m=g&m=a&m=o&SORT=D&searchscope=6&SUBKEY=yerazunis/1%2C14%2C14%2CB/frameset&FF=Xyerazunis&m=t&m=r&m=g&m=a&m=o&SORT=D&searchscope=6&1%2C1%2C
https://web.archive.org/web/20080818033118/http:/www.fujitsu.com/downloads/MAG/vol36-1/paper06.pdf
http://doi.acm.org/10.1145/800046.801649
http://www.vliw.org/
http://www.hpl.hp.com/news/2005/jul-sep/VLIW_retrospective.pdf
dbo:
wikiPageWikiLink
dbr
:Basic_block
dbr
:Instruction_set_architecture
dbr
:Branch_predictor
dbr
:Opcode
dbc
:Digital_signal_processing
dbr
:Central_processing_unit
dbc
:Instruction_processing
dbc
:Instruction_set_architectures
dbc
:Parallel_computing
dbc
:Very_long_instruction_word_computing
dbr
:Compiler
dbr
:New_York_University
dbr
:Yale_University
dbr
:Iron_Curtain
dbr
:Parallel_computing
dbr
:Josh_Fisher
dbr
:Dependence_analysis
dbr
:PA-RISC
dbr
:Itanium
dbr
:Execution_unit
dbr
:Elbrus_(computer)
dbr
:Binary_translation
dbr
:Compile_time
dbr
:Digital_signal_processor
dbr
:NXP_Semiconductors
dbr
:Out-of-order_execution
dbr
:Transport_triggered_architecture
dbr
:TriMedia_(mediaprocessor)
dbr
:Arithmetic_logic_unit
dbr
:Embedded_system
dbr
:ATI_Technologies
dbr
:Explicitly_parallel_instruction_computing
dbr
:Floating_Point_Systems
dbr
:Profile-guided_optimization
dbr
:Bob_Rau
dbr
:Elbrus_2000
dbr
:Transmeta
dbr
:Cydrome
dbr
:Jazz_DSP
dbr
:Programming_language
dbr
:Hewlett-Packard
dbr
:Microcode
dbr
:Transmeta_Crusoe
dbr
:Code_bloat
dbr
:Integrated_circuit
dbr
:AMD
dbr
:Fujitsu
dbr
:Minisupercomputer
dbr
:ST200_family
dbr
:Trace_scheduling
dbr
:Intel_i860
dbr
:Single_instruction,_multiple_data
dbr
:Super_Harvard_Architecture_Single-Chip_Computer
dbr
:TSMC
dbr
:Multiflow
dbr
:Emitter-coupled_logic
dbr
:Graphics_processing_unit
dbr
:Nvidia
dbr
:Register_file
dbr
:X86
dbr
:Vector_processor
dbr
:Elbrus-2S+
dbr
:TMS320
dbr
:Instruction_pipelining
dbr
:NOP_(code)
dbr
:Speculative_execution
dbr
:Single_instruction,_multiple_threads
dbr
:Moscow_Center_of_SPARC_Technologies
dbr
:Memory_architecture
dbr
:Pixelworks
dbr
:Wide-issue
dbr
:Texas_Instruments_TMS320
dbr
:Movidius
dbr
:Xtensa
dbr
:Array_data_structure
dbr
:Complex_instruction_set_computing
dbr
:TeraScale_(microarchitecture)
dbr
:System-on-a-chip
dbr
:Instruction_set
dbr
:Throughput
dbr
:Advanced_Micro_Devices
dbr
:Pipeline_flush
dbr
:Reduced_instruction_set_computing
dbr
:FR-V
dbr
:Algorithm_efficiency
dbr
:CEVA-X_DSP
dbr
:Instruction_level_parallelism
dbr
:Superscalar
dbr
:Mikhail_Kartsev
dbr
:Region_scheduling
dbp:
date
2012-03-10
(xsd:date)
January 2015
(en)
May 2016
(en)
dbp:
reason
Please quantity this, as a factor or fraction or percentage, of area or cost or some other useful variable.
(en)
does 'multiple-issue' mean pipelining?
(en)
dbp:
url
https://web.archive.org/web/20120310074119/http:/www.hpl.hp.com/news/2005/jul-sep/VLIW_retrospective.pdf
dbp:
wikiPageUsesTemplate
dbt
:Clarify
dbt
:More_citations_needed
dbt
:CN
dbt
:CPU_technologies
dbt
:Refimprove_section
dbt
:Refs
dbt
:Webarchive
dbt
:Langx
dbt
:Annotated_link
dbt
:Short_description
dct:
subject
dbc
:Digital_signal_processing
dbc
:Instruction_processing
dbc
:Instruction_set_architectures
dbc
:Parallel_computing
dbc
:Very_long_instruction_word_computing
rdfs:
label
Very long instruction word
(en)
VLIW
(ca)
VLIW
(cs)
VLIW
(eo)
Very long instruction word
(fr)
VLIW
(es)
Very Long Instruction Word
(de)
VLIW
(in)
Very long instruction word
(it)
VLIW
(ja)
VLIW
(ko)
VLIW
(pl)
VLIW
(pt)
VLIW
(sv)
VLIW
(uk)
VLIW
(ru)
超长指令字
(zh)
owl:
sameAs
freebase
:Very long instruction word
yago-res
:Very long instruction word
wikidata
:Very long instruction word
dbpedia-it
:Very long instruction word
dbpedia-de
:Very long instruction word
dbpedia-fr
:Very long instruction word
dbpedia-tr
:Very long instruction word
dbpedia-zh
:Very long instruction word
dbpedia-ja
:Very long instruction word
dbpedia-pt
:Very long instruction word
dbpedia-es
:Very long instruction word
dbpedia-hu
:Very long instruction word
dbpedia-fa
:Very long instruction word
dbpedia-ru
:Very long instruction word
dbpedia-sv
:Very long instruction word
dbpedia-pl
:Very long instruction word
dbpedia-ko
:Very long instruction word
dbpedia-id
:Very long instruction word
dbpedia-ca
:Very long instruction word
dbpedia-cs
:Very long instruction word
dbpedia-eo
:Very long instruction word
dbpedia-fi
:Very long instruction word
dbpedia-no
:Very long instruction word
dbpedia-simple
:Very long instruction word
dbpedia-sr
:Very long instruction word
dbpedia-uk
:Very long instruction word
dbpedia-global
:Very long instruction word
prov:
wasDerivedFrom
wikipedia-en
:Very_long_instruction_word?oldid=1272040002&ns=0
foaf:
isPrimaryTopicOf
wikipedia-en
:Very_long_instruction_word
is
dbo:
computingPlatform
of
dbr
:LibreOffice
is
dbo:
knownFor
of
dbr
:Josh_Fisher
is
dbo:
wikiPageDisambiguates
of
dbr
:Liw
is
dbo:
wikiPageRedirects
of
dbr
:VLIW
dbr
:VLIW
dbr
:Static_superscalar
dbr
:Vliw
dbr
:MPPA_MANYCORE
dbr
:Variable_length_instruction_word
dbr
:Very_Long_Instruction_Word
is
dbo:
wikiPageWikiLink
of
dbr
:Intersection_number_(graph_theory)
dbr
:Instruction_set_architecture
dbr
:Predication_(computer_architecture)
dbr
:Free_and_open-source_graphics_device_driver
dbr
:Transistor_count
dbr
:Open64
dbr
:Central_processing_unit
dbr
:Processor_design
dbr
:Xeon_Phi
dbr
:Comparison_of_instruction_set_architectures
dbr
:LibreOffice
dbr
:Liw
dbr
:Adreno
dbr
:Radeon_HD_6000_series
dbr
:Itanium
dbr
:System_on_a_chip
dbr
:Tensilica
dbr
:Ouya
dbr
:Tegra
dbr
:Elbrus_(computer)
dbr
:Instruction-level_parallelism
dbr
:Mateo_Valero
dbr
:Digital_signal_processor
dbr
:Superscalar_processor
dbr
:Multiple_instruction,_multiple_data
dbr
:Out-of-order_execution
dbr
:Transport_triggered_architecture
dbr
:TriMedia_(mediaprocessor)
dbr
:FR-V_(microprocessor)
dbr
:TILE64
dbr
:Explicitly_parallel_instruction_computing
dbr
:MAJC
dbr
:Bob_Rau
dbr
:Instruction_unit
dbr
:Multi-core_processor
dbr
:No_instruction_set_computing
dbr
:Status_register
dbr
:Elbrus_2000
dbr
:Program_counter
dbr
:Transmeta
dbr
:Cydrome
dbr
:PicoChip
dbr
:Project_Denver
dbr
:Microcode
dbr
:Time_triple_modular_redundancy
dbr
:Microarchitecture
dbr
:Blackfin
dbr
:Complex_instruction_set_computer
dbr
:Function_(computer_programming)
dbr
:Explicit_data_graph_execution
dbr
:ST200_family
dbr
:Intel_i860
dbr
:List_of_microprocessors
dbr
:List_of_computing_and_IT_abbreviations
dbr
:TRIPS_architecture
dbr
:History_of_general-purpose_CPUs
dbr
:Teraflops_Research_Chip
dbr
:Distributed_networking
dbr
:TILEPro64
dbr
:PSOS_(real-time_operating_system)
dbr
:X86
dbr
:IA-64
dbr
:Transmeta_Efficeon
dbr
:MCST
dbr
:List_of_Russian_microprocessors
dbr
:Cray_XMT
dbr
:Elbrus-8S
dbr
:VLIW
dbr
:Machine_code
dbr
:Intel_Tera-Scale
dbr
:Slot_(computer_architecture)
dbr
:4D_vector
dbr
:Deep_learning_processor
dbr
:List_of_Qualcomm_Snapdragon_processors
dbr
:M-Labs
dbr
:Qualcomm_Hexagon
dbr
:Ne-XVP
dbr
:Pixel_Visual_Core
dbr
:Seymour_Cray_Computer_Engineering_Award
dbr
:Outline_of_computing
dbr
:Graphics_Core_Next
dbr
:Wei_Yen
dbr
:TeraScale_(microarchitecture)
dbr
:Comparison_of_CPU_microarchitectures
dbr
:Kalray
dbr
:Advanced_Micro_Devices
dbr
:Comparison_of_Armv8-A_processors
dbr
:Static_superscalar
dbr
:Vliw
dbr
:MPPA_MANYCORE
dbr
:Variable_length_instruction_word
dbr
:Very_Long_Instruction_Word
is
dbp:
design
of
dbr
:Intel_i860
is
dbp:
platform
of
dbr
:LibreOffice
is
rdfs:
seeAlso
of
dbr
:TeraScale_(microarchitecture)
is
foaf:
primaryTopic
of
wikipedia-en
:Very_long_instruction_word
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International