About: Transport triggered architecture

An Entity of Type: Thing, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

Type of computer processor design

Property	Value
dbo:description	prosessoriarkkitehtuuri (fi) type of computer processor design (en)
dbo:thumbnail	wiki-commons:Special:FilePath/Transport_Triggered_Architecture.png?width=300
dbo:wikiPageExternalLink	https://web.archive.org/web/20160303174923/http:/www.ics.ele.tue.nl/~heco/documents/TTAbook/TTAbook.html http://www.ics.ele.tue.nl/~heco/documents/TTAbook/TTAbook.html http://www.drdobbs.com/embedded-systems/221800122 http://www.quinapalus.com/wi-index.html https://web.archive.org/web/20071013182106/http:/byte.com/art/9502/sec13/art1.htm https://web.archive.org/web/20120210164833/http:/ce.et.tudelft.nl/MOVE/ https://web.archive.org/web/20120210164833/http:/ce.et.tudelft.nl/MOVE/section3.3.html http://sites.google.com/site/macthenaief/Home/retro/able
dbo:wikiPageWikiLink	dbr:Computer_memory dbc:Computer_architecture dbc:Instruction_processing dbr:Very_long_instruction_word dbr:Macro_instruction dbr:Control_flow dbr:Dataflow_architecture dbr:Compile_time dbr:Delay_slot dbr:Embedded_system dbr:Explicitly_parallel_instruction_computing dbr:Application-specific_instruction_set_processor dbr:Program_counter dbr:Pipeline_(computing) dbr:Bus_(computing) dbr:Accumulator_(computing) dbr:One-instruction_set_computer dbr:Processor_(computing) dbr:Systolic_array dbr:Abstraction_(computer_science) dbr:File:Transport_Triggered_Architecture.png dbr:Computer_architecture dbr:Register_file dbr:Addressing_mode dbr:Maxim_Integrated dbr:CPU_power_dissipation dbr:New_England_Digital dbr:If-then-else dbr:Mali_(GPU) dbr:Subroutine dbr:Load–store_unit_(computing) dbr:Run_time_(program_lifecycle_phase) dbr:Operator_(programming) dbr:Original_Amiga_chipset dbr:General_purpose_register dbr:Microarchitectural dbr:Conditional_execution dbr:Conditional_register dbr:For-loop dbr:Functional_unit dbr:Register_pressure dbr:WireWorld dbr:Application-specific_instruction-set_processor dbr:Clock_cycle dbr:Computer_bus dbr:Instruction_level_parallelism dbr:Instruction_pipeline dbr:Interconnect_architecture dbr:OpenASIP
dbp:date	2016-03-03 (xsd:date)
dbp:url	https://web.archive.org/web/20160303174923/http:/www.ics.ele.tue.nl/~heco/documents/TTAbook/TTAbook.html
dbp:wikiPageUsesTemplate	dbt:Citation_needed dbt:CPU_technologies dbt:Main_article dbt:Webarchive dbt:Short_description
dct:subject	dbc:Computer_architecture dbc:Instruction_processing
gold:hypernym	dbr:Kind
rdfs:label	Transport triggered architecture (en) Transport triggered architecture (fr) Transport triggered architecture (ru) Transport triggered architecture (uk)
owl:sameAs	wikidata:Transport triggered architecture dbpedia-fr:Transport triggered architecture dbpedia-ru:Transport triggered architecture dbpedia-fi:Transport triggered architecture dbpedia-uk:Transport triggered architecture dbpedia-global:Transport triggered architecture freebase:Transport triggered architecture
prov:wasDerivedFrom	wikipedia-en:Transport_triggered_architecture?oldid=1282766924&ns=0
foaf:depiction	wiki-commons:Special:FilePath/Transport_Triggered_Architecture.png
foaf:isPrimaryTopicOf	wikipedia-en:Transport_triggered_architecture
is dbo:wikiPageDisambiguates of	dbr:TTA
is dbo:wikiPageRedirects of	dbr:Transport_Triggered_Architectures
is dbo:wikiPageWikiLink of	dbr:Synclavier dbr:Instruction_set_architecture dbr:Very_long_instruction_word dbr:Dataflow_architecture dbr:TTA dbr:Reduced_instruction_set_computer dbr:One-instruction_set_computer dbr:Systolic_array dbr:Hardware_acceleration dbr:Computer_architecture dbr:Transport_Triggered_Architectures
is foaf:primaryTopic of	wikipedia-en:Transport_triggered_architecture