Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Logic synthesis
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia.org
Converting abstract operations into digital logic systems
Property
Value
dbo:
description
فرایندی که فرم انتزاعی از رفتار مدار به خواهد داد
(fa)
Entwurf von Logik-Bausteinen
(de)
Converting abstract operations into digital logic systems
(en)
процесс получения списка соединений логических вентилей из абстрактногой модели поведения логической схемы
(ru)
convertit une représentation abstraite d'un circuit en son format logique numérique
(fr)
Conversió d'operacions abstractes en sistemes lògics digitals
(ca)
dbo:
thumbnail
wiki-commons
:Special:FilePath/Baops.gif?width=300
dbo:
wikiPageExternalLink
http://ticsp.cs.tut.fi/images/a/a5/Stari-radovi-report.pdf
https://web.archive.org/web/20170809064702/http:/ticsp.cs.tut.fi/images/a/a5/Stari-radovi-report.pdf
https://web.archive.org/web/20210328181709/http:/web.cecs.pdx.edu/~mperkows/=PUBLICATIONS/PER/G1995/survey.pdf
http://web.cecs.pdx.edu/~mperkows/=PUBLICATIONS/PER/G1995/survey.pdf
dbo:
wikiPageWikiLink
dbr
:Karnaugh_map
dbr
:Bell_Labs
dbc
:Digital_electronics
dbc
:Electronic_design
dbc
:Electronic_design_automation
dbr
:Circuit_design
dbr
:Control_flow
dbr
:Truth_table
dbr
:Programmable_logic_device
dbr
:Very-large-scale_integration
dbr
:Propositional_formula
dbr
:Functional_verification
dbr
:VHDL
dbr
:Espresso_heuristic_logic_minimizer
dbr
:Binary_decision_diagram
dbr
:Quine–McCluskey_algorithm
dbr
:Electronic_design_automation
dbr
:Electronic_circuit
dbr
:Finite-state_machine
dbr
:University_of_California,_Los_Angeles
dbc
:Electronic_engineering
dbr
:Computer_program
dbr
:IBM
dbr
:Computer_engineering
dbr
:Bitstream
dbr
:Field-programmable_gate_array
dbr
:Boolean_algebra_(logic)
dbc
:Computer_engineering
dbr
:George_Boole
dbr
:Programmable_logic_array
dbr
:Functional_design
dbr
:Boolean_algebra
dbc
:Logic_design
dbr
:University_of_California,_Berkeley
dbr
:Boolean_differential_calculus
dbr
:Electric_power
dbr
:Boolean_network
dbr
:Verilog
dbr
:Discrete_logic
dbr
:Silicon_compiler
dbr
:High-level_synthesis
dbr
:University_of_Colorado,_Boulder
dbr
:ASIC
dbr
:Circuit_(electronics)
dbr
:Register_transfer_level
dbr
:RTL_description
dbr
:Arithmetic_operations
dbr
:Claude_Elwood_Shannon
dbr
:Hardware_Description_Language
dbr
:Logic_gates
dbr
:Logic_minimization
dbr
:Springer_Science_&_Business_Media
dbr
:Two-level_minimization
dbr
:Programmable_array_logic
dbr
:File:Baops.gif
dbp:
cs1Dates
y
(en)
dbp:
date
May 2017
(en)
March 2021
(en)
dbp:
reason
This correctly describes the situation around 1995. We need to expand this to include the changes of the past twenty years.
(en)
dbp:
wikiPageUsesTemplate
dbt
:Cite_book
dbt
:Cite_web
dbt
:Main
dbt
:Reflist
dbt
:Cite_journal
dbt
:See_also
dbt
:Commons_category-inline
dbt
:Use_dmy_dates
dbt
:Update_inline
dbt
:ISBN
dbt
:More_citations_needed
dbt
:Distinguish
dbt
:Digital_systems
dbt
:Short_description
dct:
subject
dbc
:Digital_electronics
dbc
:Electronic_design
dbc
:Electronic_design_automation
dbc
:Electronic_engineering
dbc
:Computer_engineering
dbc
:Logic_design
gold:
hypernym
dbr
:Process
rdfs:
label
Logic synthesis
(en)
تصميم منطقي
(ar)
Λογική Σχεδίαση
(el)
Logiksynthese
(de)
Synthèse logique
(fr)
論理合成
(ja)
Логический синтез
(ru)
Síntese lógica
(pt)
逻辑综合
(zh)
Синтез логіки
(uk)
rdfs:
seeAlso
dbr
:Logic_optimization
owl:
differentFrom
dbr
:Synthetic_programming_(HP-41)
owl:
sameAs
freebase
:Logic synthesis
wikidata
:Logic synthesis
dbpedia-de
:Logic synthesis
dbpedia-fr
:Logic synthesis
dbpedia-zh
:Logic synthesis
dbpedia-ja
:Logic synthesis
dbpedia-pt
:Logic synthesis
dbpedia-fa
:Logic synthesis
dbpedia-ru
:Logic synthesis
dbpedia-el
:Logic synthesis
dbpedia-ar
:Logic synthesis
dbpedia-bn
:Logic synthesis
dbpedia-fi
:Logic synthesis
dbpedia-sr
:Logic synthesis
dbpedia-uk
:Logic synthesis
dbpedia-global
:Logic synthesis
prov:
wasDerivedFrom
wikipedia-en
:Logic_synthesis?oldid=1294628195&ns=0
foaf:
depiction
wiki-commons
:Special:FilePath/Baops.gif
foaf:
isPrimaryTopicOf
wikipedia-en
:Logic_synthesis
is
dbo:
academicDiscipline
of
dbr
:Mary_Allen_Wilkes
is
dbo:
wikiPageDisambiguates
of
dbr
:Synthesis
is
dbo:
wikiPageRedirects
of
dbr
:Logic_design
dbr
:Logic_design
dbr
:History_of_logic_synthesis
dbr
:Hardware_compilation
dbr
:List_of_commercial_tools_for_logic_synthesis
dbr
:Logic_Synthesis
is
dbo:
wikiPageWikiLink
of
dbr
:ARM_Cortex-R
dbr
:Semiconductor_process_simulation
dbr
:ARM_Cortex-A
dbr
:Processor_design
dbr
:Static_timing_analysis
dbr
:Dual_graph
dbr
:Synopsys
dbr
:Circuit_design
dbr
:ARM7
dbr
:Application-specific_integrated_circuit
dbr
:ARM9
dbr
:Cadence_Design_Systems
dbr
:System_on_a_chip
dbr
:Synthesis
dbr
:SystemVerilog
dbr
:Paris_Kanellakis_Award
dbr
:Formal_equivalence_checking
dbr
:Timing_closure
dbr
:Xilinx_ISE
dbr
:Design_flow_(EDA)
dbr
:Engineering_change_order
dbr
:Phil_Kaufman_Award
dbr
:Tautology_(logic)
dbr
:VHDL
dbr
:Register-transfer_level
dbr
:Integrated_circuit_design
dbr
:Folding_(DSP_implementation)
dbr
:Bluespec
dbr
:Espresso_heuristic_logic_minimizer
dbr
:Binary_decision_diagram
dbr
:Electronic_design_automation
dbr
:C_to_HDL
dbr
:Impulse_C
dbr
:Physical_verification
dbr
:Ashoka's_policy_of_Dhamma
dbr
:ARM_Cortex-M
dbr
:ARM_architecture_family
dbr
:Claude_Shannon
dbr
:Edward_J._McCluskey
dbr
:Field-programmable_gate_array
dbr
:Korea_Women's_Polytechnic
dbr
:NanGate
dbr
:Hardware_acceleration
dbr
:Simulink
dbr
:Topological_sorting
dbr
:XAP_processor
dbr
:Signal_integrity
dbr
:Bus_functional_model
dbr
:And-inverter_graph
dbr
:Boolean_algebra
dbr
:Hardware_description_language
dbr
:Logic_optimization
dbr
:Logic_simulation
dbr
:Expert_system
dbr
:Boolean_differential_calculus
dbr
:List_of_file_formats
dbr
:Soft_microprocessor
dbr
:Aart_de_Geus
dbr
:V850
dbr
:VAX_9000
dbr
:Delay_calculation
dbr
:Electronic_circuit_design
dbr
:Verilog
dbr
:Semiconductor_intellectual_property_core
dbr
:Common_Power_Format
dbr
:Technical_informatics
dbr
:ARM11
dbr
:Elmore_delay
dbr
:Garbled_circuit
dbr
:Atom_(programming_language)
dbr
:Design_closure
dbr
:Signoff_(electronic_design_automation)
dbr
:Soft_core_(synthesis)
dbr
:State_encoding_for_low_power
dbr
:Louise_Trevillyan
dbr
:Gene_expression_programming
dbr
:High-level_synthesis
dbr
:High-level_verification
dbr
:Low-power_FSM_synthesis
dbr
:Chisel_(programming_language)
dbr
:Outline_of_electronics
dbr
:Power_optimization_(EDA)
dbr
:Kurt_Keutzer
dbr
:Very_Large_Scale_Integration
dbr
:Digital_design
dbr
:Massoud_Pedram
dbr
:Libre-SOC
dbr
:Logic_design
dbr
:History_of_logic_synthesis
dbr
:Hardware_compilation
dbr
:List_of_commercial_tools_for_logic_synthesis
dbr
:Logic_Synthesis
is
foaf:
primaryTopic
of
wikipedia-en
:Logic_synthesis
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International