Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Signoff (electronic design automation)
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia.org
Verification stages of electronic designs that must pass before manufacture
Property
Value
dbo:
description
verification stages of electronic designs that must pass before manufacture
(en)
dbo:
wikiPageExternalLink
http://w2.cadence.com/datasheets/3073E_CeltIC_DS_Fnl.pdf
http://www.extreme-da.com/Gold_Time_Suite.html
https://web.archive.org/web/20090309103912/http:/synopsys.com/tools/implementation/physicalverification/pages/hercules.aspx
https://web.archive.org/web/20090412030004/http:/www.apache-da.com/apache-da/Home/ProductsandSolutions/SoCPowerNoiseReliability.html
http://www.cadence.com/products/di/ets/pages/default.aspx
http://www.cadence.com/products/mfg/apv/pages/default.aspx
http://www.cadence.com/products/mfg/tempus/pages/default.aspx
http://www.cadence.com/products/mfg/voltus/pages/default.aspx
http://www.synopsys.com/Tools/Implementation/SignOff/Pages/PrimeTime.aspx
http://www.mentor.com/products/ic_nanometer_design/verification-signoff/physical-verification/
https://www.mentor.com/pcb/hyperlynx/electrical-rule-check/drc-editions
http://www.magma-da.com/products-solutions/lowpower/QuartzRail.aspx
http://www.magma-da.com/products-solutions/verification/quartzDRCLVS.aspx
http://www.magma-da.com/products-solutions/verification/quartzssta.aspx
dbo:
wikiPageWikiLink
dbr
:Freescale_Semiconductor
dbc
:Electronic_design_automation
dbr
:Static_timing_analysis
dbr
:Synopsys
dbr
:Application-specific_integrated_circuit
dbr
:Layout_Versus_Schematic
dbr
:Time_to_market
dbr
:Cadence_Design_Systems
dbr
:Tape-out
dbr
:Functional_verification
dbr
:Timing_closure
dbr
:Intel
dbr
:Texas_Instruments
dbr
:GDSII
dbr
:Placement_(electronic_design_automation)
dbr
:Netlist
dbr
:Design_rule_checking
dbr
:Electromigration
dbr
:Electronic_design_automation
dbr
:Process_corners
dbr
:SPICE
dbr
:Clock_domain_crossing
dbr
:Integrated_circuit
dbr
:Integrated_circuit_layout
dbr
:Design_for_manufacturability_(IC)
dbr
:22nm
dbr
:Standard_cell
dbr
:Signal_integrity
dbr
:Formal_verification
dbr
:Logic_synthesis
dbr
:Routing_(electronic_design_automation)
dbr
:Statistical_static_timing_analysis
dbr
:FPGA
dbr
:Power_network_design_(IC)
dbr
:Threshold_voltage
dbr
:VLSI
dbr
:International_Business_Machines
dbr
:Best_of_breed
dbr
:IC_power_supply_pin
dbr
:Register_transfer_level
dbr
:Clock_frequency
dbr
:Semiconductor_fabrication
dbr
:Value_add
dbr
:Back-end_sign-off
dbr
:Front-end_sign-off
dbp:
wikiPageUsesTemplate
dbt
:Reflist
dbt
:R
dbt
:Use_American_English
dbt
:Short_description
dct:
subject
dbc
:Electronic_design_automation
gold:
hypernym
dbr
:Name
rdfs:
label
Signoff (electronic design automation)
(en)
Signatura (electrònica)
(ca)
owl:
sameAs
freebase
:Signoff (electronic design automation)
wikidata
:Signoff (electronic design automation)
dbpedia-ca
:Signoff (electronic design automation)
dbpedia-global
:Signoff (electronic design automation)
prov:
wasDerivedFrom
wikipedia-en
:Signoff_(electronic_design_automation)?oldid=1179307571&ns=0
foaf:
isPrimaryTopicOf
wikipedia-en
:Signoff_(electronic_design_automation)
is
dbo:
wikiPageRedirects
of
dbr
:Signoff_(EDA)
is
dbo:
wikiPageWikiLink
of
dbr
:Static_timing_analysis
dbr
:Application-specific_integrated_circuit
dbr
:Tape-out
dbr
:Integrated_circuit_design
dbr
:Electronic_design_automation
dbr
:Signoff_(EDA)
is
foaf:
primaryTopic
of
wikipedia-en
:Signoff_(electronic_design_automation)
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International