Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Asynchronous circuit
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia.org
Digital circuit without clock cycles
Property
Value
dbo:
description
Zirkuituaren eragiketa-abiadura erloju-seinale batekin sinkronizatuta ez dagoen funtzionamendua. Zirkuituen arteko sinkronizazioa lortzeko, eragiketak bukatu direla adierazten duten seinaleak erabiltzen dira.
(eu)
Digital circuit without clock cycles
(en)
circuit digital sense cicles de rellotge
(ca)
circuit électronique numérique
(fr)
dbo:
thumbnail
wiki-commons
:Special:FilePath/2_and_4_phase_handshakes.svg?width=300
dbo:
wikiPageExternalLink
http://brej.org/red_star/
http://theseusresearch.com/NullConventionLogic.htm
http://www.henning-mersch.de/pgpsalm/
http://www.tiempo-ic.com/
https://www.cs.columbia.edu/~nowick/ald-nowick-tr-intro.pdf
http://async.org.uk
http://www.asyncart.com
https://web.archive.org/web/20060807232502/http:/www.cs.manchester.ac.uk/apt/projects/processors/amulet/
https://web.archive.org/web/20070927214117/http:/scism.sbu.ac.uk/ccsv/ACiD-WG/AsyncIndustryStatus.pdf
https://web.archive.org/web/20071214045029/http:/async.caltech.edu/
https://web.archive.org/web/20071215230357/http:/www.handshakesolutions.com/
https://web.archive.org/web/20080509090359/http:/www.async.caltech.edu/mips.html
https://web.archive.org/web/20110722160840/http:/asynlog.balticom.lv/Content/Files/en.pdf
https://web.archive.org/web/20111009112125/http:/www.scism.lsbu.ac.uk/ccsv/ACiD-WG/AsyncIndustryStatus.pdf
https://archive.today/20130122151803/http:/www.eetimes.com/showArticle.jhtml%3FarticleID=59302120
https://web.archive.org/web/20100623121342/http:/www.cs.columbia.edu/~nowick/ald-nowick-tr-intro.pdf
dbo:
wikiPageWikiLink
dbr
:Harvard_architecture
dbr
:DARPA
dbr
:Office_of_Naval_Research
dbr
:Synchronous_circuit
dbr
:Load–store_architecture
dbc
:Automata_(computation)
dbr
:Logic
dbr
:Victoria_University_of_Manchester
dbr
:Electrical_network
dbr
:High-κ_dielectric
dbr
:Signal_edge
dbr
:Electromagnetic_interference
dbr
:MOSIS
dbr
:University_of_Manchester
dbr
:Air_Force_Research_Laboratory
dbr
:ENIAC
dbr
:Electronic_design_automation
dbr
:MIPS_architecture
dbr
:Epson
dbr
:Electronic_oscillator
dbr
:ILLIAC_II
dbr
:Fan-out
dbr
:Integrated_circuit_design
dbr
:Application-specific_integrated_circuit
dbr
:History_of_general-purpose_CPUs
dbr
:Arbiter_(electronics)
dbr
:180_nm_process
dbr
:Multics
dbr
:CMOS
dbr
:SPICE
dbr
:SCMOS
dbr
:Signal_transition_graphs
dbr
:Computer_memory
dbr
:Actor_model
dbr
:Charles_H._Moore
dbr
:David_E._Muller
dbr
:Digital_electronics
dbr
:Honeywell
dbr
:Jacek_Karpiński
dbr
:Reduced_instruction_set_computer
dbr
:Steve_Furber
dbr
:Clock_signal
dbr
:Gallium_arsenide
dbr
:Liquid_nitrogen
dbr
:ORDVAC
dbr
:WEIZAC
dbr
:Early_completion
dbr
:Dhrystone
dbr
:Asynchronous_system
dbr
:Sequential_logic
dbr
:Superscalar_processor
dbr
:International_Computers_Limited
dbr
:SyNAPSE
dbr
:State_(computer_science)
dbr
:Army_Research_Office
dbr
:Petri_net
dbr
:Combinational_logic
dbr
:Quasi-delay-insensitive_circuit
dbr
:Clock_gating
dbr
:Transistor_count
dbr
:Race_condition
dbr
:DLX
dbr
:Clock_skew
dbr
:DDR_SDRAM
dbr
:ILLIAC_I
dbr
:Propagation_delay
dbr
:XAP_processor
dbr
:Globally_asynchronous_locally_synchronous
dbc
:Clock_signal
dbr
:Nullable_type
dbr
:Multi-threshold_CMOS
dbr
:Intel_8051
dbr
:CPU_design
dbr
:Boolean_logic
dbr
:Metastability_in_electronics
dbr
:Multi-core
dbr
:PDP-16
dbr
:ARM_architecture
dbr
:Logic_design
dbr
:Smart_cards
dbr
:MIPS_I
dbr
:Digital_logic
dbr
:Multi-valued_logic
dbr
:Quasi_Delay_Insensitive
dbr
:AMULET_microprocessor
dbr
:Atlas_Computer_(Manchester)
dbr
:Communications_protocol
dbr
:Process_calculi
dbr
:Quasi-delay-insensitive
dbr
:Adiabatic_logic
dbr
:1.5_µm_process
dbr
:Delay-insensitive
dbr
:History_of_general_purpose_CPUs
dbr
:Clock_circuit
dbr
:CalTech
dbr
:Perfect_clock_gating
dbr
:Bundled_delay
dbr
:File:2_and_4_phase_handshakes.svg
dbr
:File:4-phase_bundled-data_communication.svg
dbr
:File:4-phase_multi-rail_asynchronous_communications.svg
dbr
:Johnniac
dbp:
cs1Dates
y
(en)
dbp:
date
2010-06-23
(xsd:date)
March 2024
(en)
May 2023
(en)
dbp:
name
2003.0
(dbd:second)
2001.0
(dbd:second)
2006.0
(dbd:second)
1993.0
(dbd:second)
dbp:
page
3
(xsd:integer)
4
(xsd:integer)
5
(xsd:integer)
9
(xsd:integer)
12
(xsd:integer)
115
(xsd:integer)
194
(xsd:integer)
x
(en)
xiv
(en)
dbp:
part
computer science
(en)
dbp:
reason
Some information are outdated and referred to the past years
(en)
dbp:
url
https://web.archive.org/web/20100623121342/http:/www.cs.columbia.edu/~nowick/ald-nowick-tr-intro.pdf
dbp:
wikiPageUsesTemplate
dbt
:Abbr
dbt
:Anchor
dbt
:Annotated_link
dbt
:As_of
dbt
:Chem
dbt
:Citation_needed
dbt
:Commons_category-inline
dbt
:Digital_electronics
dbt
:For
dbt
:R
dbt
:Redirect
dbt
:Reflist
dbt
:Refn
dbt
:Rp
dbt
:Short_description
dbt
:Update
dbt
:Use_dmy_dates
dbt
:Vague
dbt
:Webarchive
dct:
subject
dbc
:Automata_(computation)
dbc
:Clock_signal
gold:
hypernym
dbr
:Circuit
rdfs:
label
Asynchronous circuit
(en)
Zirkuitu asinkrono
(eu)
Asynchroner Schaltkreis
(de)
Circuit asynchrone
(fr)
비동기 회로
(ko)
Асинхронная логика
(ru)
Асинхронна логіка
(uk)
非同步電路
(zh)
owl:
sameAs
freebase
:Asynchronous circuit
yago-res
:Asynchronous circuit
wikidata
:Asynchronous circuit
dbpedia-de
:Asynchronous circuit
dbpedia-fr
:Asynchronous circuit
dbpedia-ru
:Asynchronous circuit
dbpedia-zh
:Asynchronous circuit
dbpedia-ko
:Asynchronous circuit
dbpedia-eu
:Asynchronous circuit
dbpedia-fa
:Asynchronous circuit
dbpedia-fi
:Asynchronous circuit
dbpedia-uk
:Asynchronous circuit
dbpedia-global
:Asynchronous circuit
prov:
wasDerivedFrom
wikipedia-en
:Asynchronous_circuit?oldid=1311258438&ns=0
foaf:
depiction
wiki-commons
:Special:FilePath/2_and_4_phase_handshakes.svg
wiki-commons
:Special:FilePath/4-phase_bundled-data_communication.svg
wiki-commons
:Special:FilePath/4-phase_multi-rail_asynchronous_communications.svg
foaf:
isPrimaryTopicOf
wikipedia-en
:Asynchronous_circuit
is
dbo:
wikiPageDisambiguates
of
dbr
:Circuit
is
dbo:
wikiPageRedirects
of
dbr
:NULL_convention_logic
dbr
:Four-phase_handshake
dbr
:Clockless
dbr
:Clockless_CPU
dbr
:Clockless_Logic
dbr
:Clockless_computing
dbr
:Clockless_logic
dbr
:Clockless_processor
dbr
:Asynchronous_CPU
dbr
:Asynchronous_Processor
dbr
:Asynchronous_computer
dbr
:Asynchronous_design
dbr
:Asynchronous_logic
dbr
:Asynchronous_vlsi
dbr
:Vennjunction
is
dbo:
wikiPageWikiLink
of
dbr
:Static_random-access_memory
dbr
:Adiabatic_circuit
dbr
:Asynchrony
dbr
:Clock
dbr
:C-element
dbr
:Synchronous_circuit
dbr
:Central_processing_unit
dbr
:Frequency_divider
dbr
:Ferdinand_Peper
dbr
:Transaction-level_modeling
dbr
:Counter_(digital)
dbr
:Harry_R._Lewis
dbr
:Oracle_Labs
dbr
:Circuit
dbr
:ILLIAC_II
dbr
:History_of_general-purpose_CPUs
dbr
:Arbiter_(electronics)
dbr
:Side-channel_attack
dbr
:Timing_closure
dbr
:Signal_transition_graphs
dbr
:Alan_L._Davis
dbr
:Atlas_(computer)
dbr
:Bob_Sproull
dbr
:David_E._Muller
dbr
:David_L._Dill
dbr
:Network_on_a_chip
dbr
:Steve_Furber
dbr
:Point-to-Point_Protocol
dbr
:Clock_signal
dbr
:Phase_detector
dbr
:Unibus
dbr
:ORDVAC
dbr
:WEIZAC
dbr
:Charles_Molnar
dbr
:Early_completion
dbr
:Peter_Robinson_(computer_scientist)
dbr
:Sequential_logic
dbr
:IAS_machine
dbr
:Field-programmable_gate_array
dbr
:Combinational_logic
dbr
:Department_of_Computer_Science,_University_of_Manchester
dbr
:Quasi-delay-insensitive_circuit
dbr
:Clock_gating
dbr
:Buridan's_ass
dbr
:Kombinat_Mikroelektronik_Erfurt
dbr
:Constant-weight_code
dbr
:Glossary_of_electrical_and_electronics_engineering
dbr
:GEC_4000_series
dbr
:Asynchronous_communication
dbr
:Hazard_(logic)
dbr
:Metastability_(electronics)
dbr
:Synchronizer
dbr
:XAP_processor
dbr
:Globally_asynchronous_locally_synchronous
dbr
:Index_of_electrical_engineering_articles
dbr
:Rapid_single_flux_quantum
dbr
:Petri_net_unfoldings
dbr
:Roll-away_computer
dbr
:Delay-line_oscillator
dbr
:Delay_insensitive_circuit
dbr
:Library_of_Congress_Classification:Class_Q_--_Science
dbr
:Static_core
dbr
:Asynchrony_(computer_programming)
dbr
:VerilogCSP
dbr
:NULL_convention_logic
dbr
:Signal_propagation_delay
dbr
:Four-phase_handshake
dbr
:Clockless
dbr
:Clockless_CPU
dbr
:Clockless_Logic
dbr
:Clockless_computing
dbr
:Clockless_logic
dbr
:Clockless_processor
dbr
:Asynchronous_CPU
dbr
:Asynchronous_Processor
dbr
:Asynchronous_computer
dbr
:Asynchronous_design
dbr
:Asynchronous_logic
dbr
:Asynchronous_vlsi
dbr
:Vennjunction
is
foaf:
primaryTopic
of
wikipedia-en
:Asynchronous_circuit
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International