HTML Microdata document

This HTML5 document contains 112 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

Prefix	IRI
dct	http://purl.org/dc/terms/
dbo	http://dbpedia.org/ontology/
foaf	http://xmlns.com/foaf/0.1/
n14	https://global.dbpedia.org/id/
dbt	http://dbpedia.org/resource/Template:
rdfs	http://www.w3.org/2000/01/rdf-schema#
dbpedia-fa	http://fa.dbpedia.org/resource/
rdf	http://www.w3.org/1999/02/22-rdf-syntax-ns#
owl	http://www.w3.org/2002/07/owl#
wikipedia-en	http://en.wikipedia.org/wiki/
dbp	http://dbpedia.org/property/
prov	http://www.w3.org/ns/prov#
dbc	http://dbpedia.org/resource/Category:
xsdh	http://www.w3.org/2001/XMLSchema#
wikidata	http://www.wikidata.org/entity/
dbr	http://dbpedia.org/resource/

Statements

Subject Item: dbr:Predication_(computer_architecture)
rdf:type: owl:Thing
rdfs:label: Predication (computer architecture)
rdfs:comment: In computer science, predication is an architectural feature that provides an alternative to conditional transfer of control, as implemented by conditional branch machine instructions. Predication works by having conditional (predicated) non-branch instructions associated with a predicate, a Boolean value used by the instruction to control whether the instruction is allowed to modify the architectural state or not. If the predicate specified in the instruction is true, the instruction modifies the architectural state; otherwise, the architectural state is unchanged. For example, a predicated move instruction (a conditional move) will only modify the destination if the predicate is true. Thus, instead of using a conditional branch to select an instruction or a sequence of instructions to ex
owl:differentFrom: dbr:Branch_prediction
dct:subject: dbc:Conditional_constructs dbc:Instruction_processing
dbo:wikiPageID: 199439
dbo:wikiPageRevisionID: 1123647567
dbo:wikiPageWikiLink: dbr:AVX-512 dbr:Pipeline_(computing) dbr:AVX2 dbr:PowerPC dbr:Digital_Equipment_Corporation dbr:Control-flow_graph dbr:MIPS_architecture dbr:CPU_cache dbr:GPU dbr:Single_instruction,_multiple_threads dbr:SIMD dbr:Condition_code_register dbr:Vector_processors dbr:PA-RISC dbr:Conditional_(computer_programming) dbr:Computer_architecture dbr:Bitwise_operation dbr:Intel dbr:Profiling_(computer_programming) dbr:Datapath dbr:Embedded_system dbr:Electrologica_X1 dbc:Conditional_constructs dbr:Thumb-2 dbr:IBM_POWER_instruction_set_architecture dbr:Branch_prediction dbr:ACS-1 dbc:Instruction_processing dbr:Instruction_pipelining dbr:Instruction_scheduling dbr:Mask_(computing) dbr:Branch_(computer_science) dbr:Control_unit dbr:X86 dbr:Optimizing_compiler dbr:Machine_language dbr:Central_processing_unit dbr:Vector_processing dbr:Pipeline_stall dbr:Speculative_execution dbr:Mailüfterl dbr:Pentium_Pro dbr:Delay_slot dbr:Vector_processor dbr:Pseudocode dbr:IA-64 dbr:Branch_predictor dbr:SPARC dbr:Computer_program dbr:Hewlett-Packard dbr:Processor_register dbr:Control_flow dbr:ARM_architecture dbr:Instruction-level_parallelism dbr:Instruction_(computer_science) dbr:Very_long_instruction_word dbr:Computer_science dbr:Boolean_data_type dbr:Flynn's_taxonomy dbr:Z22_(computer) dbr:Software_pipelining dbr:Predicate_logic dbr:ZEBRA_(computer) dbr:IBM dbr:DEC_Alpha
owl:sameAs: wikidata:Q4956394 n14:4b6sp dbpedia-fa:پیش‌بینی_انشعاب
dbp:wikiPageUsesTemplate: dbt:Div_col_end dbt:Reflist dbt:More_citations_needed dbt:Cite_book dbt:Google_books dbt:Distinguish dbt:Short_description dbt:Clarify dbt:Div_col
dbo:abstract: In computer science, predication is an architectural feature that provides an alternative to conditional transfer of control, as implemented by conditional branch machine instructions. Predication works by having conditional (predicated) non-branch instructions associated with a predicate, a Boolean value used by the instruction to control whether the instruction is allowed to modify the architectural state or not. If the predicate specified in the instruction is true, the instruction modifies the architectural state; otherwise, the architectural state is unchanged. For example, a predicated move instruction (a conditional move) will only modify the destination if the predicate is true. Thus, instead of using a conditional branch to select an instruction or a sequence of instructions to execute based on the predicate that controls whether the branch occurs, the instructions to be executed are associated with that predicate, so that they will be executed, or not executed, based on whether that predicate is true or false. Vector processors, some SIMD ISAs (such as AVX2 and AVX-512) and GPUs in general make heavy use of predication, applying one bit of a conditional mask Vector to the corresponding elements in the Vector registers being processed, whereas scalar predication in scalar instruction sets only need the one predicate bit. Where Predicate Masks become particularly powerful in Vector processing is if an array of Condition Codes, one per Vector element, may feed back into Predicate Masks that are then applied to subsequent Vector instructions.
prov:wasDerivedFrom: wikipedia-en:Predication_(computer_architecture)?oldid=1123647567&ns=0
dbo:wikiPageLength: 13137
foaf:isPrimaryTopicOf: wikipedia-en:Predication_(computer_architecture)

Subject Item: dbr:Branch_predication
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)
dbo:wikiPageRedirects: dbr:Predication_(computer_architecture)

Subject Item: dbr:Bit_manipulation
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Branch_(computer_science)
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Samplesort
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:ARM_architecture_family
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Flynn's_taxonomy
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Predicate
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Itanium
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Vector_processor
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:RISC-V
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Mask_(computing)
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Vortex86
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Single_instruction,_multiple_data
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)

Subject Item: dbr:Conditional_move
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)
dbo:wikiPageRedirects: dbr:Predication_(computer_architecture)

Subject Item: dbr:Conditional_moves
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)
dbo:wikiPageRedirects: dbr:Predication_(computer_architecture)

Subject Item: dbr:Branch_Predication
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)
dbo:wikiPageRedirects: dbr:Predication_(computer_architecture)

Subject Item: dbr:CMOV
dbo:wikiPageWikiLink: dbr:Predication_(computer_architecture)
dbo:wikiPageRedirects: dbr:Predication_(computer_architecture)

Subject Item: wikipedia-en:Predication_(computer_architecture)
foaf:primaryTopic: dbr:Predication_(computer_architecture)