eSi-RISC is a configurable CPU architecture. It is available in five implementations: the eSi-1600, eSi-1650, eSi-3200, eSi-3250 and eSi-3264. The eSi-1600 and eSi-1650 feature a 16-bit data-path, while the eSi-32x0s feature 32-bit data-paths, and the eSi-3264 features a mixed 32/64-bit datapath. Each of these processors is licensed as soft IP cores, suitable for integrating into both ASICs and FPGAs.
| Property | Value |
|---|---|
| dbo:abstract |
|
| dbo:thumbnail | |
| dbo:wikiPageExternalLink | |
| dbo:wikiPageID |
|
| dbo:wikiPageLength |
|
| dbo:wikiPageRevisionID |
|
| dbo:wikiPageWikiLink |
|
| dbp:bits |
|
| dbp:branching |
|
| dbp:design |
|
| dbp:designer |
|
| dbp:encoding |
|
| dbp:endianness |
|
| dbp:extensions |
|
| dbp:introduced |
|
| dbp:name |
|
| dbp:registers |
|
| dbp:type |
|
| dbp:wikiPageUsesTemplate | |
| dcterms:subject | |
| gold:hypernym | |
| rdf:type | |
| rdfs:comment |
|
| rdfs:label |
|
| owl:sameAs | |
| prov:wasDerivedFrom | |
| foaf:depiction | |
| foaf:isPrimaryTopicOf | |
| is dbo:wikiPageWikiLink of |
|
| is dbp:supportedPlatforms of | |
| is foaf:primaryTopic of |
