About: Asynchronous circuit

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: Asynchronous circuit Goto Sponge NotDistinct Permalink

An Entity of Type : yago:WikicatElectricalCircuits, within Data Space : dbpedia.org associated with source document(s)
QRcode icon

http://dbpedia.org/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FAsynchronous_circuit

Asynchronous circuit (clockless or self-timed circuit) is a sequential digital logic circuit that does not use a global clock circuit or signal generator to synchronize its components. Instead, the components are driven by a handshaking circuit which indicates a completion of a set of instructions. Handshaking works by simple data transfer protocols. Many synchronous circuits were developed in early 1950s as part of bigger asynchronous systems (e.g. ORDVAC). Asynchronous circuits and theory surrounding is a part of several steps in integrated circuit design, a field of digital electronics engineering.

Attributes	Values
rdf:type	baseball league yago:Artifact100021939 yago:Circuit103033362 yago:Device103183080 yago:ElectricalDevice103269401 yago:Instrumentality103575240 yago:Object100002684 yago:PhysicalEntity100001930 yago:Whole100003553 yago:WikicatElectricalCircuits
rdfs:label	Asynchroner Schaltkreis (de) Asynchronous circuit (en) Zirkuitu asinkrono (eu) Circuit asynchrone (fr) 비동기 회로 (ko) Асинхронная логика (ru) 非同步電路 (zh) Асинхронна логіка (uk)
rdfs:comment	Elektronika digitalean, zirkuitu asinkronoa edo zirkuitu tenporizatua, global baten menpe ez dagoen logika sekuentzialeko zirkuitu digitala da. Zirkuitu sinkronoa existitzen den beste zirkuitu mota bat da; erloju-seinale batek sortutako pultsu errepikakorraren bitartez gertatzen da aldaketa seinalearen balioan. (eu) 비동기 회로(asynchronous circuit)는 클럭 회로에 의해 운영되지 않고 명령어나 연산이 종료되었다는 신호를 기다리는 방식의 디지털 회로이다. 이러한 신호들은 단순한 데이터 전송 프로토콜에 의해 규정화된다. 이 디지털 회로는 클럭의 타이밍 신호에 따라 동작을 하는 동기 회로와 대조적이다. (ko) Асинхро́нная ло́гика — разновидность взаимодействия логических элементов цифровых устройств. Отличается от синхронной тем, что её элементы действуют асинхронно, не подчиняясь глобальному генератору тактовых импульсов. (ru) Асинхронна логіка — різновид взаємодії логічних елементів цифрових пристроїв. Відрізняється від синхронної тим, що її елементи діють асинхронно в часі, не підкоряючись глобальному генератору тактових імпульсів. (uk) 非同步電路的邏輯是循序邏輯的普遍本質，但是由於它的彈性關係，他也是設計上困難度最高的。最基本的儲存元件是锁存器。锁存器可以在任何時間改變它的狀態，依照其他的锁存器訊號的變動，他們新的狀態就會被產生出來。非同步電路的複雜度隨著邏輯閘的增加，而複雜性也快速的增加，因此他們大部分僅僅使用在小的應用。然而，電腦輔助設計工具漸漸的可以簡化這些工作，允許更複雜的設計。也可能建造出混合的電路，包含有同步的触发器和异步的锁存器（它们都是）。 (zh) Asynchronous circuit (clockless or self-timed circuit) is a sequential digital logic circuit that does not use a global clock circuit or signal generator to synchronize its components. Instead, the components are driven by a handshaking circuit which indicates a completion of a set of instructions. Handshaking works by simple data transfer protocols. Many synchronous circuits were developed in early 1950s as part of bigger asynchronous systems (e.g. ORDVAC). Asynchronous circuits and theory surrounding is a part of several steps in integrated circuit design, a field of digital electronics engineering. (en) Asynchrone Schaltkreise sind elektrische Schaltungen, die im Gegensatz zu synchronen Schaltkreisen ohne einen globalen Takt arbeiten. Bei einer rein synchronen Schaltung liegt das Taktsignal an allen Flipflops parallel an, d. h., alle Flip-Flops schalten zum gleichen Zeitpunkt. Bei asynchronen Schaltungen sind nicht alle Flipflops direkt mit dem gleichen Taktsignal verbunden. Das Taktsignal eines Flip-Flops kann hierbei beispielsweise das Ausgangssignal eines vorhergehenden Flip-Flops sein oder es kann das Ausgangssignal eines Logikgatters sein. (de) Un circuit asynchrone est un circuit électronique numérique qui n'utilise pas de signal d'horloge global pour synchroniser ses différents éléments. À la place, ces derniers communiquent souvent localement en indiquant l'envoi et la réception de données. On parle parfois de « circuit auto-séquencé ». (fr)
name	HPAP2001 (en) Myers2001 (en) Sparsø2006 (en) TGOAM2003 (en) Tsutomu1993 (en)
foaf:depiction
dcterms:subject	Clock signal Automata (computation)
Wikipage page ID	1627162 (xsd:integer)
Wikipage revision ID	1112889477 (xsd:integer)
Link from a Wikipage to another Wikipage	Propagation delay Quasi-delay-insensitive circuit Electrical network Electromagnetic interference Electronic design automation Electronic oscillator MOSIS Atlas Computer (Manchester) David E. Muller Application-specific integrated circuit Arbiter (electronics) History of general-purpose CPUs Honeywell DLX University of Manchester Victoria University of Manchester Early completion Integrated circuit design ORDVAC Quasi-delay-insensitive 1.5 µm process Combinational logic SPICE Communications protocol 180 nm process Clock skew Epson Gallium arsenide Eicher Polaris Multix Process calculi Logic MIPS architecture Smart cards Steve Furber Clock gating Clock signal Computer memory Army Research Office Petri net State (computer science) SyNAPSE Quasi Delay Insensitive Liquid nitrogen Load–store architecture ARM architecture Actor model Air Force Research Laboratory DARPA DDR SDRAM ENIAC Dhrystone Digital electronics Fan-out Globally asynchronous locally synchronous Synchronous circuit Signal edge Harvard architecture Adiabatic logic Asynchronous system International Computers Limited Jacek Karpiński History of general purpose CPUs

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (61 GB total memory, 51 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software