This HTML5 document contains 50 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
yago-reshttp://yago-knowledge.org/resource/
dbohttp://dbpedia.org/ontology/
n13http://dbpedia.org/resource/File:
foafhttp://xmlns.com/foaf/0.1/
n17https://global.dbpedia.org/id/
yagohttp://dbpedia.org/class/yago/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
freebasehttp://rdf.freebase.com/ns/
n14http://commons.wikimedia.org/wiki/Special:FilePath/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
wikipedia-enhttp://en.wikipedia.org/wiki/
dbchttp://dbpedia.org/resource/Category:
dbphttp://dbpedia.org/property/
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
goldhttp://purl.org/linguistics/gold/
wikidatahttp://www.wikidata.org/entity/
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:TriMedia_(mediaprocessor)
dbo:wikiPageWikiLink
dbr:Ne-XVP
Subject Item
dbr:Ne-XVP
rdf:type
yago:Matter100020827 yago:Material114580897 yago:PhysicalEntity100001930 dbo:Band yago:Conductor114821043 yago:Substance100019613 yago:Part113809207 yago:Abstraction100002137 yago:Semiconductor114821248 yago:Relation100031921 yago:WikicatNXPSemiconductors
rdfs:label
Ne-XVP
rdfs:comment
Ne-XVP was a research project executed between 2006-2008 at NXP Semiconductors. The project undertook a holistic approach to define a next generation multimedia processing architecture for embedded MPSoCs that targets programmability, performance scalability, and silicon efficiency in an evolutionary way. The evolutionary way implies using existing processor cores such as NXP TriMedia as building blocks and supporting industry programming standards such as POSIX threads. Based on the technology-aware design space exploration, the project concluded that hardware accelerators facilitating task management and coherency coupled with right dimensioning of compute cores deliver good programmability, scalable performance and competitive silicon efficiency.
foaf:depiction
n14:Few_Ne_XVP_team_members.jpg n14:Ne-XVP_Architecture.png
dcterms:subject
dbc:NXP_Semiconductors dbc:Very_long_instruction_word_computing
dbo:wikiPageID
25012630
dbo:wikiPageRevisionID
1031154741
dbo:wikiPageWikiLink
dbr:Compiler_optimization dbc:NXP_Semiconductors dbr:Very_long_instruction_word dbr:NXP_Semiconductors dbr:Cache_coherence dbr:Multimedia dbr:POSIX_Threads dbr:Central_processing_unit dbr:CPU_cache n13:Ne-XVP_Architecture.png n13:Few_Ne_XVP_team_members.jpg dbr:Visual_programming_language dbr:MPSoC dbr:TriMedia_(Mediaprocessor) dbr:Multithreading_(computer_architecture) dbc:Very_long_instruction_word_computing dbr:Multi-core
owl:sameAs
freebase:m.09g9gm0 yago-res:Ne-XVP n17:4sGGx wikidata:Q6983871
dbp:wikiPageUsesTemplate
dbt:NXP_Semiconductors dbt:Reflist
dbo:thumbnail
n14:Ne-XVP_Architecture.png?width=300
dbo:abstract
Ne-XVP was a research project executed between 2006-2008 at NXP Semiconductors. The project undertook a holistic approach to define a next generation multimedia processing architecture for embedded MPSoCs that targets programmability, performance scalability, and silicon efficiency in an evolutionary way. The evolutionary way implies using existing processor cores such as NXP TriMedia as building blocks and supporting industry programming standards such as POSIX threads. Based on the technology-aware design space exploration, the project concluded that hardware accelerators facilitating task management and coherency coupled with right dimensioning of compute cores deliver good programmability, scalable performance and competitive silicon efficiency.
gold:hypernym
dbr:Project
prov:wasDerivedFrom
wikipedia-en:Ne-XVP?oldid=1031154741&ns=0
dbo:wikiPageLength
6476
foaf:isPrimaryTopicOf
wikipedia-en:Ne-XVP
Subject Item
wikipedia-en:Ne-XVP
foaf:primaryTopic
dbr:Ne-XVP