An Entity of Type: WikicatHardwareDescriptionLanguages, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce

Property Value
dbo:abstract
  • Tensilica Instruction Extension (TIE) refiere al lenguaje propietario usado para personalizar la arquitectura de los núcleos de los procesadores Xtensa de Tensilica.​ Usando TIE, el usuario puede modificar la arquitectura Xtensa agregando instrucciones y registros personalizados, instanciar puertos y colas TIE para comunicación multiprocesadores y agregar extensiones pre-configuradas (tales como Tensilica DSP).​ Las aplicaciones de software pueden beneficiarse en gran manera de instrucciones definidas por el usuario bien dirigidas, mientras que los puertos y colas TIE facilitan la comunicación multiprocesadores agregando interfaces I/O al núcleo del procesador.​ Usando el lenguaje TIE, el kit de herramientas Xtensa Xplorer se automatiza la generación y verificación de las instrucciones usadas para extender el procesador ISA. Esta automatización ayuda a reducir el tiempo de verificación de hardware que típicamente consume un gran porcentaje de la duración de los proyectos.​ (es)
  • Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce the hardware verification time that typically consumes a large percentage of the project duration of a typical hardware developed for the same functionality. (en)
dbo:wikiPageExternalLink
dbo:wikiPageID
  • 15500092 (xsd:integer)
dbo:wikiPageLength
  • 4044 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID
  • 1111776365 (xsd:integer)
dbo:wikiPageWikiLink
dbp:wikiPageUsesTemplate
dcterms:subject
rdf:type
rdfs:comment
  • Tensilica Instruction Extension (TIE) refiere al lenguaje propietario usado para personalizar la arquitectura de los núcleos de los procesadores Xtensa de Tensilica.​ Usando TIE, el usuario puede modificar la arquitectura Xtensa agregando instrucciones y registros personalizados, instanciar puertos y colas TIE para comunicación multiprocesadores y agregar extensiones pre-configuradas (tales como Tensilica DSP).​ Las aplicaciones de software pueden beneficiarse en gran manera de instrucciones definidas por el usuario bien dirigidas, mientras que los puertos y colas TIE facilitan la comunicación multiprocesadores agregando interfaces I/O al núcleo del procesador.​ Usando el lenguaje TIE, el kit de herramientas Xtensa Xplorer se automatiza la generación y verificación de las instrucciones usa (es)
  • Tensilica Instruction Extension refers to the proprietary language that is used to customize Tensilica's Xtensa processor core architecture. By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce (en)
rdfs:label
  • Tensilica Instruction Extension (ca)
  • Tensilica Instruction Extension (es)
  • Tensilica Instruction Extension (en)
owl:sameAs
prov:wasDerivedFrom
foaf:isPrimaryTopicOf
is dbo:wikiPageDisambiguates of
is dbo:wikiPageWikiLink of
is foaf:primaryTopic of
Powered by OpenLink Virtuoso    This material is Open Knowledge     W3C Semantic Web Technology     This material is Open Knowledge    Valid XHTML + RDFa
This content was extracted from Wikipedia and is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License