Set of DRAM chips connected to the same chip select, and which are able to be accessed simultaneously