The EISC (Extendable Instruction Set Computer) is a compressed code processor architecture for embedded applications. It has both the properties of RISC architecture,simplicity, and that of CISC processor,expenablity. The architecture is developed by Advanced digital chips inc, Seoul, Korea.
| Property | Value |
|---|
| p:abstract
| - The EISC (Extendable Instruction Set Computer) is a compressed code processor architecture for embedded applications. It has both the properties of RISC architecture,simplicity, and that of CISC processor,expenablity. The architecture is developed by Advanced digital chips inc, Seoul, Korea. (en)
|
| p:hasPhotoCollection
| |
| rdfs:comment
| - The EISC (Extendable Instruction Set Computer) is a compressed code processor architecture for embedded applications. It has both the properties of RISC architecture,simplicity, and that of CISC processor,expenablity. The architecture is developed by Advanced digital chips inc, Seoul, Korea. (en)
|
| rdfs:label
| |
| owl:sameAs
| |
| skos:subject
| |
| foaf:page
| |
![[RDF Data]](http://dbpedia.org/statics/sw-cube.png)
