An Entity of Type: Abstraction100002137, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

Dynamic timing verification refers to verifying that an ASIC design is fast enough to run without errors at the targeted clock rate. This is accomplished by simulating the design files used to synthesize the integrated circuit (IC) design. This is in contrast to static timing analysis, which has a similar goal as dynamic timing verification except it does not require simulating the real functionality of the IC.

Property Value
dbo:abstract
  • Dynamic timing verification refers to verifying that an ASIC design is fast enough to run without errors at the targeted clock rate. This is accomplished by simulating the design files used to synthesize the integrated circuit (IC) design. This is in contrast to static timing analysis, which has a similar goal as dynamic timing verification except it does not require simulating the real functionality of the IC. Hobbyists often perform a type of dynamic timing verification when they over-clock the CPUs in their computers in order to find the fastest clock rate at which they can run the CPU without errors. This is a type of dynamic timing verification that is performed after the silicon is manufactured. In the field of ASIC design, this timing verification is preferably performed before manufacturing the IC in order to make sure that IC works under the required conditions before mass production of the IC. (en)
  • 动态时序验证(英語:Dynamic timing verification)是指对专用集成电路的一种验证过程,它被用来检查电路是否能够以足够快的速率在指定的时钟频率下正常。将用于集成电路综合过程的设计文件进行仿真,动态时序验证得以进行。该过程与静态时序分析相对应,后者与动态时序验证有着相似的目标,但是它并不需要对集成电路的实际功能进行仿真。 (zh)
dbo:wikiPageID
  • 31479005 (xsd:integer)
dbo:wikiPageLength
  • 1175 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID
  • 620755679 (xsd:integer)
dbo:wikiPageWikiLink
dbp:wikiPageUsesTemplate
dcterms:subject
rdf:type
rdfs:comment
  • 动态时序验证(英語:Dynamic timing verification)是指对专用集成电路的一种验证过程,它被用来检查电路是否能够以足够快的速率在指定的时钟频率下正常。将用于集成电路综合过程的设计文件进行仿真,动态时序验证得以进行。该过程与静态时序分析相对应,后者与动态时序验证有着相似的目标,但是它并不需要对集成电路的实际功能进行仿真。 (zh)
  • Dynamic timing verification refers to verifying that an ASIC design is fast enough to run without errors at the targeted clock rate. This is accomplished by simulating the design files used to synthesize the integrated circuit (IC) design. This is in contrast to static timing analysis, which has a similar goal as dynamic timing verification except it does not require simulating the real functionality of the IC. (en)
rdfs:label
  • Dynamic timing verification (en)
  • 动态时序验证 (zh)
owl:sameAs
prov:wasDerivedFrom
foaf:isPrimaryTopicOf
is dbo:wikiPageWikiLink of
is foaf:primaryTopic of
Powered by OpenLink Virtuoso    This material is Open Knowledge     W3C Semantic Web Technology     This material is Open Knowledge    Valid XHTML + RDFa
This content was extracted from Wikipedia and is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License