| dbo:abstract
|
- In computing, traditionally cycle stealing is a method of accessing computer memory (RAM) or bus without interfering with the CPU. It is similar to direct memory access (DMA) for allowing I/O controllers to read or write RAM without CPU intervention. Clever exploitation of specific CPU or bus timings can permit the CPU to run at full speed without any delay if external devices access memory not actively participating in the CPU's current activity and complete the operations before any possible CPU conflict. Cycle stealing was common in older platforms, first on supercomputers which used complex systems to time their memory access, and later on early microcomputers where cycle stealing was used both for peripherals as well as display drivers. It is more difficult to implement in modern platforms because there are often several layers of memory running at different speeds, and access is often mediated by the memory management unit. In the cases where the functionality is needed, modern systems often use dual-port RAM which allows access by two systems, but this tends to be expensive. In older references, the term is also used to describe traditional DMA systems where the CPU stops during memory transfers. In this case the device is stealing cycles from the CPU, so it is the opposite sense of the more modern usage. (en)
- 사이클 스틸링(cycle stealing)은 입출력 채널과 프로세서가 동시에 주기억장치를 접근하려고 하면 문제가 발생할 때 CPU를 간섭하지 않고 채널의 우선순위를 높게 주는 것이다. 일반적으로 채널은 적은 양의 사이클을 필요로 하기 때문에 채널의 우선순위를 높여주면 입출력 장비의 효율이 높아진다. (ko)
- サイクルスチール (Cycle stealing) とは、バスサイクルの間を縫って、CPUがメモリにアクセスしていない時にDMAなどのバスマスタプロセッサがメモリを共有してアクセスを行なう技術である。 パーソナルコンピュータにおいては、比較的バスサイクルの長かった時代にはメモリ転送処理として重要な要素技術であった。しかしCPUの動作クロックが向上し、バスサイクルが短くなったことからメモリとCPUの処理速度が逆転するようになり、重要性が低くなった。 近年では、並列コンピューティングのジョブスケーラ技術として、ノードの処理割り当てを最適化する手法の名称としても使用される。 (ja)
|
| dbo:wikiPageID
| |
| dbo:wikiPageLength
|
- 5525 (xsd:nonNegativeInteger)
|
| dbo:wikiPageRevisionID
| |
| dbo:wikiPageWikiLink
| |
| dbp:wikiPageUsesTemplate
| |
| dcterms:subject
| |
| gold:hypernym
| |
| rdf:type
| |
| rdfs:comment
|
- 사이클 스틸링(cycle stealing)은 입출력 채널과 프로세서가 동시에 주기억장치를 접근하려고 하면 문제가 발생할 때 CPU를 간섭하지 않고 채널의 우선순위를 높게 주는 것이다. 일반적으로 채널은 적은 양의 사이클을 필요로 하기 때문에 채널의 우선순위를 높여주면 입출력 장비의 효율이 높아진다. (ko)
- サイクルスチール (Cycle stealing) とは、バスサイクルの間を縫って、CPUがメモリにアクセスしていない時にDMAなどのバスマスタプロセッサがメモリを共有してアクセスを行なう技術である。 パーソナルコンピュータにおいては、比較的バスサイクルの長かった時代にはメモリ転送処理として重要な要素技術であった。しかしCPUの動作クロックが向上し、バスサイクルが短くなったことからメモリとCPUの処理速度が逆転するようになり、重要性が低くなった。 近年では、並列コンピューティングのジョブスケーラ技術として、ノードの処理割り当てを最適化する手法の名称としても使用される。 (ja)
- In computing, traditionally cycle stealing is a method of accessing computer memory (RAM) or bus without interfering with the CPU. It is similar to direct memory access (DMA) for allowing I/O controllers to read or write RAM without CPU intervention. Clever exploitation of specific CPU or bus timings can permit the CPU to run at full speed without any delay if external devices access memory not actively participating in the CPU's current activity and complete the operations before any possible CPU conflict. (en)
|
| rdfs:label
|
- Cycle stealing (en)
- 사이클 스틸링 (ko)
- サイクルスチール (ja)
|
| owl:sameAs
| |
| prov:wasDerivedFrom
| |
| foaf:isPrimaryTopicOf
| |
| is dbo:wikiPageRedirects
of | |
| is dbo:wikiPageWikiLink
of | |
| is foaf:primaryTopic
of | |
