About: Interface Logic Model

The Interface Logic Model (ILM) is a technique to model blocks in hierarchal VLSI implementation flow. It is a gate level model of a physical block where only the connections from the inputs to the first stage of flip-flops, and the connections from the last stage of flip-flops to the outputs are in the model, including the flip-flops and the clock tree driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM.

Property	Value
dbo:abstract	The Interface Logic Model (ILM) is a technique to model blocks in hierarchal VLSI implementation flow. It is a gate level model of a physical block where only the connections from the inputs to the first stage of flip-flops, and the connections from the last stage of flip-flops to the outputs are in the model, including the flip-flops and the clock tree driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM. The advantage of ILM is that the entire path (clock to clock path) is visible at top level for interface nets, unlike traditional block-based hierarchal implementation flow. This gives better accuracy in analysis for interface nets at negligible additional memory and runtime overhead. (en)
dbo:thumbnail	wiki-commons:Special:FilePath/Flat_ilm_block_view_vlsi_600x540.jpg?width=300
dbo:wikiPageExternalLink	https://web.archive.org/web/20110718112352/http:/www.emba.uvm.edu/~jswift/uvm_class/notes/phys_syn.pdf
dbo:wikiPageID	25791922 (xsd:integer)
dbo:wikiPageLength	1312 (xsd:integer)
dbo:wikiPageRevisionID	937348947 (xsd:integer)
dbo:wikiPageWikiLink	dbr:Runtime_(program_lifecycle_phase) dbr:Implementation dbr:Input_(computer_science) dbr:Interface_(computing) dbr:Flip-flop_(programming) dbr:Scientific_modelling dbc:Integrated_circuits dbr:Very_Large_Scale_Integration dbr:Computer_memory dbr:Hierarchy dbr:Clock_signal dbr:File:Flat_ilm_block_view_vlsi_600x540.jpg
dbp:wikiPageUsesTemplate	dbt:Multiple_issues dbt:Orphan dbt:Refimprove dbt:Technical
dct:subject	dbc:Integrated_circuits
rdf:type	yago:Object100002684 yago:PhysicalEntity100001930 yago:Whole100003553 yago:WikicatIntegratedCircuits yago:Artifact100021939 yago:Circuit103033362 yago:ComputerCircuit103084420 yago:Device103183080 yago:ElectricalDevice103269401 yago:Instrumentality103575240 yago:IntegratedCircuit103577090
rdfs:comment	The Interface Logic Model (ILM) is a technique to model blocks in hierarchal VLSI implementation flow. It is a gate level model of a physical block where only the connections from the inputs to the first stage of flip-flops, and the connections from the last stage of flip-flops to the outputs are in the model, including the flip-flops and the clock tree driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM. (en)
rdfs:label	Interface Logic Model (en)
owl:sameAs	freebase:Interface Logic Model yago-res:Interface Logic Model wikidata:Interface Logic Model https://global.dbpedia.org/id/4nhya
prov:wasDerivedFrom	wikipedia-en:Interface_Logic_Model?oldid=937348947&ns=0
foaf:depiction	wiki-commons:Special:FilePath/Flat_ilm_block_view_vlsi_600x540.jpg
foaf:isPrimaryTopicOf	wikipedia-en:Interface_Logic_Model
is foaf:primaryTopic of	wikipedia-en:Interface_Logic_Model