About: I3C (bus)     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : owl:Thing, within Data Space : dbpedia.org associated with source document(s)
QRcode icon
http://dbpedia.org/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FI3C_%28bus%29

MIPI I3C (also known as SenseWire) is a specification to enable communication between computer chips by defining the electrical connection between the chips and signaling patterns to be used. Short for "Improved Inter Integrated Circuit", the standard defines the electrical connection between the chips to be a two wire, shared (multidrop), serial data bus, one wire (SCL) being used as a clock to define the sampling times, the other wire (SDA) being used as a data line whose voltage can be sampled. The standard defines a signalling protocol in which multiple chips can control communication and thereby act as the bus .

AttributesValues
rdfs:label
  • I3C (ca)
  • I3C (bus) (en)
rdfs:comment
  • I3C (MIPI I3C, també conegut com a SenseWire) és un bus estàndard de comunicació sèrie desenvolupat per empreses del sector electrònic amb el suport de l'organització Mobile Industry Processor Interface Alliance (MIPI Alliance). El bus I3C és una evolució del bus I2C, que és un estàndard molt emprat en la comunicació sèrie a baixa velocitat de perifèrics i sensors en sistemes d'ordinadors. Grans empreses han recolzat aquest bus per a dispositius de l'anomenat Internet de les coses (IoT). (ca)
  • MIPI I3C (also known as SenseWire) is a specification to enable communication between computer chips by defining the electrical connection between the chips and signaling patterns to be used. Short for "Improved Inter Integrated Circuit", the standard defines the electrical connection between the chips to be a two wire, shared (multidrop), serial data bus, one wire (SCL) being used as a clock to define the sampling times, the other wire (SDA) being used as a data line whose voltage can be sampled. The standard defines a signalling protocol in which multiple chips can control communication and thereby act as the bus . (en)
name
  • I3C bus (en)
foaf:depiction
  • http://commons.wikimedia.org/wiki/Special:FilePath/I3C.png
dcterms:subject
Wikipage page ID
Wikipage revision ID
Link from a Wikipage to another Wikipage
Link from a Wikipage to an external page
sameAs
dbp:wikiPageUsesTemplate
thumbnail
cs1-dates
  • y (en)
date
  • June 2022 (en)
designer
key people
  • Ken Foust, Intel Corporation; Satwant Singh, Lattice Semiconductor (en)
logo
  • http://dbpedia.org/resource/File:I3C.png
preceded by
type
has abstract
  • I3C (MIPI I3C, també conegut com a SenseWire) és un bus estàndard de comunicació sèrie desenvolupat per empreses del sector electrònic amb el suport de l'organització Mobile Industry Processor Interface Alliance (MIPI Alliance). El bus I3C és una evolució del bus I2C, que és un estàndard molt emprat en la comunicació sèrie a baixa velocitat de perifèrics i sensors en sistemes d'ordinadors. Grans empreses han recolzat aquest bus per a dispositius de l'anomenat Internet de les coses (IoT). Propietats més importants: capa física (és la mateixa que I2C amb 2 línies SDA i SCL però no cal connectar les resistències de polarització), gran millora de velocitat de transmissió 12.5 Mbit/s (SDR, standard), 25 Mbit/s (DDR), 33 Mbit/s. Poden haver-hi més d'un en el bus I3C. (ca)
  • MIPI I3C (also known as SenseWire) is a specification to enable communication between computer chips by defining the electrical connection between the chips and signaling patterns to be used. Short for "Improved Inter Integrated Circuit", the standard defines the electrical connection between the chips to be a two wire, shared (multidrop), serial data bus, one wire (SCL) being used as a clock to define the sampling times, the other wire (SDA) being used as a data line whose voltage can be sampled. The standard defines a signalling protocol in which multiple chips can control communication and thereby act as the bus . The I3C specification takes its name from, uses the same electrical connections as, and allows some backward compatibility with, the I²C bus, a de facto standard for inter-chip communication, widely used for low-speed peripherals and sensors in computer systems. The I3C standard is designed to retain some backward compatibility with the I²C system, notably allowing designs where existing I²C devices can be connected to an I3C bus but still have the bus able to switch to a higher data rate for communication at higher speeds between compliant I3C devices. The I3C standard thereby combines the advantage of the simple, two wire I²C architecture with the higher communication speeds common to more complicated buses such as the Serial Peripheral Interface (SPI). The I3C standard was developed as a collaborative effort between electronics and computer related companies under auspices of the Mobile Industry Processor Interface Alliance (MIPI Alliance). The I3C standard was first released to the public at the end of 2017, although access requires the disclosure of private information. Google and Intel have backed I3C as a sensor interface standard for Internet of things (IoT) devices. (en)
data bandwidth
data bit width
data signal
data style
electrical
hotplug
  • true (en)
prov:wasDerivedFrom
page length (characters) of wiki page
foaf:isPrimaryTopicOf
is differentFrom of
is Link from a Wikipage to another Wikipage of
Faceted Search & Find service v1.17_git139 as of Feb 29 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (62 GB total memory, 60 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software