About: ARM big.LITTLE

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: ARM big.LITTLE Goto Sponge NotDistinct Permalink

An Entity of Type : dbo:Company, within Data Space : dbpedia.org associated with source document(s)
QRcode icon

http://dbpedia.org/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FARM_big.LITTLE

ARM big.LITTLE is a heterogeneous computing architecture developed by ARM Holdings, coupling relatively battery-saving and slower processor cores (LITTLE) with relatively more powerful and power-hungry ones (big). Typically, only one "side" or the other will be active at once, but all cores have access to the same memory regions, so workloads can be swapped between Big and Little cores on the fly. The intention is to create a multi-core processor that can adjust better to dynamic computing needs and use less power than clock scaling alone. ARM's marketing material promises up to a 75% savings in power usage for some activities. Most commonly, ARM big.LITTLE architectures are used to create a multi-processor system-on-chip (MPSoC).

Attributes	Values
rdf:type	company
rdfs:label	ARM big.LITTLE (ca) ARM big.LITTLE (cs) Big.LITTLE (de) ARM big.LITTLE (en) ARM big.LITTLE (es) Big.LITTLE (fr) Big.LITTLE (ko) Big.LITTLE (ja) Big.LITTLE (zh)
rdfs:comment	ARM big.LITTLE je v informatice označení pro heterogenní ARM procesor, který vyvinula firma ARM Holdings. V jednom pouzdře obsahuje relativně pomalejší a úspornější jádra (LITTLE) s výpočetně výkonnějšími a na spotřebu náročnějšími jádry (big). Původním cílem bylo vytvořit procesor, který by lépe přecházel mezi extrémně úsporným a vysoce výkonným stavem, než je možné zajistit pouze změnou taktu procesoru. (cs) big.LITTLE (de l'anglais big signifiant « grand » et little signifiant « petit ») est une technologie de microprocesseur multi-cœur conçue par ARM, utilisant simultanément un cœur à très faible consommation (LITTLE) comme cœur principal et plusieurs cœurs plus puissants (big), s'activant en cas de demande importante en puissance de calcul. Cela permet d'économiser davantage d'énergie que lorsque plusieurs processeurs de même puissance sont mis en parallèle, tout en conservant une forte capacité de calcul. (fr) big.LITTLEとは、主にモバイル端末のCPUで採用されているCPUの電力利用効率を上げるための技術である。ARMが開発した。最近のスマートフォンの多くが採用しているだけでなく、パソコンやサーバーでも消費電力削減のために同様のアーキテクチャの採用が予定されている。ヘテロジニアスマルチコアの一種でもある。高度な計算を伴う処理を高性能だが電力を大きく消費するコアで、簡単な計算で済む処理を低性能だが電力を消費しにくいコアで処理することで、電力消費を抑えつつ高性能なCPUを実現している。 (ja) big.LITTLE és una arquitectura de computadors heterogènia desenvolupada per ARM Holdings, aquesta arquitectura es compon de dos tipus de processadors els big els quals són els més potents però en conseqüència també consumeixen més energia, i els LITTLE, els quals disposen de menys potència de computació però a la vegada també consumeixen menys energia. Amb aquesta arquitectura s'aconsegueix un multiprocessador que s'ajusta millor a la necessitat dinàmica de computació que una que tan sols faci servir l'escalat dinàmic de freqüència. (ca) ARM big.LITTLE is a heterogeneous computing architecture developed by ARM Holdings, coupling relatively battery-saving and slower processor cores (LITTLE) with relatively more powerful and power-hungry ones (big). Typically, only one "side" or the other will be active at once, but all cores have access to the same memory regions, so workloads can be swapped between Big and Little cores on the fly. The intention is to create a multi-core processor that can adjust better to dynamic computing needs and use less power than clock scaling alone. ARM's marketing material promises up to a 75% savings in power usage for some activities. Most commonly, ARM big.LITTLE architectures are used to create a multi-processor system-on-chip (MPSoC). (en) ARM big.LITTLE es una arquitectura de computación heterogénea desarrollada por ARM Holdings, la cual consiste en acoplar los procesadores más lentos y que consumen relativamente menos energía (LITTLE, pequeño en inglés), con los procesadores que son más potentes y que consumen mucha más energía (BIG, grande en inglés), de ahí su nombre. Por lo general, sólo el lado pequeño o el lado grande se activará una vez, a pesar de que todos los núcleos tienen acceso a las mismas áreas de la memoria, por lo cual las tareas pueden ser transferidas entre los procesadores grandes y pequeños sobre la marcha. La idea es crear un procesador multinúcleo que se ajuste mejor a las necesidades de computación dinámicas y usar menos potencia que la tecnología de escalado de frecuencia. ARM manifiesta que se pu (es) ARM big.LITTLE(빅리틀)은 ARM에서 개발된 이기종 다중 처리(HMP), 컴퓨팅 아키텍처로 상대적으로 전력 소모가 적은 저성능 코어(LITTLE)들과 전력 소모가 많은 고성능 프로세서 코어(big)들을 함께 탑재하는 구조를 말한다. 일반적으로 두 종류의 코어들 중 한 쪽만이 활성화되어 작동하며, 코어들이 동일한 메모리 영역을 사용하므로 상황에 따라 작업이 big 코어와 LITTLE 코어 사이에서 동적으로 할당된다. 일반적으로, 빅리틀 아크텍처는 MPSoC 시스템을 만들기 위해 사용된다. 이러한 구조의 목적은 멀티코어 환경에서 그때 그때 필요한 계산량에 따라 동적으로 코어를 할당함으로써 단순히 클럭을 조절하는 것보다 더 높은 수준의 전력소모 절감을 달성하는 것이다. ARM의 마케팅 자료에 의하면 특정 상황에서 최대 75%까지 전력소모 절감이 가능하다. (ko) ARM big.LITTLE或big.LITTLE是由安謀國際科技公司（ARM）提出的异构運算多核心處理器組態結構配置。在這個組態，將比較耗電、但運算能力強的處理器核心組成的「big叢集」與低耗電、運算能力弱的處理器核心組成的「LITTLE叢集」結合在一起，這些處理器核心共用記憶體區段，並能夠在不同的CPU叢集之間線上實時分派、切換負載。這個多核心處理器組態結構運用在行動計算上，從而能夠做出計算高效能，但是平均耗電低的多核心處理器，ARM的市場資料稱在某些運算操作中這個組態配置相比只使用與「big叢集」相同CPU核心數量的處理器可節省多達75%的功耗。本組態配置式在2011年10月ARM發表Cortex-A7時首次對外公布，Cortex-A15也能夠與這個架構相容。2012年10月，ARM公司宣布Cortex-A53與Cortex-A57（）也能與這個架構相容。2014年2月ARM發表，同一年在Computex 2013上ARM又發表了，這兩種CPU核心也可用於big.LITTLE配置式中的「big叢集」上（「LITTLE叢集」由Cortex-A7擔當）。 (zh)
foaf:depiction
dcterms:subject	ARM architecture Heterogeneous computing
Wikipage page ID	37357939 (xsd:integer)
Wikipage revision ID	1112515125 (xsd:integer)
Link from a Wikipage to another Wikipage	Cache coherent interconnect for accelerators Samsung Electric energy consumption Dynamic frequency scaling Dynamic voltage scaling Instruction pipelining Computex Taipei Out-of-order execution Multi-processor system-on-chip Context switch Apple A11 Apple A series Load (computing) Cache (computing) Kernel (operating system) Overhead (computing) Manycore processor ARM Cortex-A17 ARM Cortex-A53 ARM architecture Multi-core processor ARM Cortex-A15 MPCore ARM Cortex-A7 MPCore ARM Holdings ARMv8 Ars Technica ARM Cortex-A12 ARM Cortex-A55 ARM Cortex-A57 ARM Cortex-A75 Heterogeneous computing LWN.net Heterogeneous computing Thread (computing) CMOS Instruction set Operating system CPU frequency scaling Multiprocessing System on a chip Scheduler (computing) Exynos Tegra Scheduling (computing) 6-way L2 cache Processor core Clock scaling
Link from a Wikipage to an external page	https://lwn.net/Articles/501501/ https://lwn.net/Articles/481055/ https://lwn.net/Articles/514063/ https://lwn.net/Articles/534646/ https://www.arm.com/why-arm/technologies/dynamiq https://arstechnica.com/gadgets/2011/10/arms-new-cortex-a7-is-tailor-made-for-android-superphones/ https://arstechnica.com/information-technology/2012/10/arm-goes-64-bit-with-new-cortex-a53-and-cortex-a57-designs/ https://web.archive.org/web/20121022055646/http:/www.arm.com/products/processors/technologies/bigLITTLEprocessing.php https://web.archive.org/web/20131017064722/http:/www.arm.com/files/downloads/big_LITTLE_Final_Final.pdf
sameAs	ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE ARM big.LITTLE
dbp:wikiPageUsesTemplate	dbt:Pp-move-dispute

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (61 GB total memory, 42 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software