About: Logic level

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: Logic level Goto Sponge NotDistinct Permalink

An Entity of Type : owl:Thing, within Data Space : dbpedia.org:8891 associated with source document(s)
QRcode icon

http://dbpedia.org:8891/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FLogic_level

In digital circuits, a logic level is one of a finite number of states that a digital signal can inhabit. Logic levels are usually represented by the voltage difference between the signal and ground, although other standards exist. The range of voltage levels that represent each state depends on the logic family being used.A logic-level shifter can be used to allow compatibility between different circuits.

Attributes	Values
rdfs:label	Logická úroveň (cs) Logikpegel (de) Logica negativa (it) Logic level (en) 負論理 (ja) 逻辑电平 (zh)
rdfs:comment	Logická úroveň je reprezentace logické hodnoty v číslicové technice určitým stavem elektrického obvodu, nejčastěji úrovní elektrického napětí vůči společnému vodiči. Mimo elektroniku mohou pro reprezentaci logické úrovně sloužit i jiné fyzikální veličiny (tlak v pneumatických systémech, intenzita světla v optoelektronice). Digitální signál (binární) V naprosté většině případů rozlišujeme dvě úrovně, Vysokou úroveň (H-level a High, H) a Nízkou úroveň (L-level, Low, L). (cs) Logikpegel bezeichnen in der Digitaltechnik die meist zur Repräsentation der Logikwerte verwendeten elektrischen Spannungen. Es kann sich aber auch um andere physikalische Größen handeln (Druckpegel in der Pneumatik, Lichtstrom bei der Optoelektronik). Bei digitalen, üblicherweise binär codierten Signalen sind zwei Spannungsbereiche erlaubt, die High-Pegel (auch H-Pegel, High, H) bzw. Low-Pegel (L-Pegel, Low, L) genannt werden. (de) In digital circuits, a logic level is one of a finite number of states that a digital signal can inhabit. Logic levels are usually represented by the voltage difference between the signal and ground, although other standards exist. The range of voltage levels that represent each state depends on the logic family being used.A logic-level shifter can be used to allow compatibility between different circuits. (en) Il termine logica negativa viene utilizzato in elettronica digitale per indicare una codifica dell'informazione binaria nel quale la rappresentazione dei significati vero e falso è invertita rispetto a quella usuale. Nel caso di un segnale elettrico digitale, viene usata anche la denominazione di (segnale) active low (attivo-basso). (it) 負論理とは（ふろんり、英: Active LowまたはNegative Logic）、その反対の正論理（せいろんり、英: Active HighまたはPositive Logic）に相対する呼び方である。負論理は論理回路を実装したデジタル回路における手法として正論理とともに用いられる。 (ja) 在數碼電路，逻辑电平是数字信号的状态之一。尽管存在其他标准，但逻辑电平通常由信号和地之间的电压差表示。代表每个电平状态的电压范围取决于所使用的逻辑系列，例如電晶體－電晶體邏輯（TTL）和互補式金屬氧化物半導體（CMOS）。不同邏輯系列的電路可以使用邏輯電平轉換器連接。 (zh)
dcterms:subject	Digital electronics
Wikipage page ID	5652077 (xsd:integer)
Wikipage revision ID	1118583894 (xsd:integer)
Link from a Wikipage to another Wikipage	Electric current Electronic design automation Noise immunity BiCMOS Current-mode logic Voltage De Morgan's laws Level shifter Controller Area Network Conventional PCI LVCMOS Pull-up resistor Transistor-transistor logic Pulse-amplitude modulation State (computer science) Fanout Line code Line driver Logic family 7400-series integrated circuits 4000-series integrated circuits Digital electronics Number sign Digital current loop interface Digital circuit Digital signal (electronics) I²C Binary number High impedance Boolean algebra CMOS Ground (electricity) MLT-3 encoding Multi-level cell Schmitt trigger Logic-level shifter Ethernet IEEE 1164 Transistor–transistor logic Three-state logic Wired-OR IC power supply pin Open-collector Open-drain Read only memory
Link from a Wikipage to an external page	http://delphys.net/d.holmes/hardware/levelshift.html http://www.cs.ualberta.ca/~amaral/courses/329/webslides/Topic2-DeMorganLaws/sld017.htm
sameAs	Logic level Logic level Logic level Logic level Logic level Logic level Logic level Logic level Logic level Logic level
dbp:wikiPageUsesTemplate	dbt:Anchor dbt:Main_article dbt:Overline dbt:Reflist dbt:Short_description dbt:Slink dbt:Use_American_English
has abstract	Logická úroveň je reprezentace logické hodnoty v číslicové technice určitým stavem elektrického obvodu, nejčastěji úrovní elektrického napětí vůči společnému vodiči. Mimo elektroniku mohou pro reprezentaci logické úrovně sloužit i jiné fyzikální veličiny (tlak v pneumatických systémech, intenzita světla v optoelektronice). Digitální signál (binární) V naprosté většině případů rozlišujeme dvě úrovně, Vysokou úroveň (H-level a High, H) a Nízkou úroveň (L-level, Low, L). (cs) Logikpegel bezeichnen in der Digitaltechnik die meist zur Repräsentation der Logikwerte verwendeten elektrischen Spannungen. Es kann sich aber auch um andere physikalische Größen handeln (Druckpegel in der Pneumatik, Lichtstrom bei der Optoelektronik). Bei digitalen, üblicherweise binär codierten Signalen sind zwei Spannungsbereiche erlaubt, die High-Pegel (auch H-Pegel, High, H) bzw. Low-Pegel (L-Pegel, Low, L) genannt werden. (de) In digital circuits, a logic level is one of a finite number of states that a digital signal can inhabit. Logic levels are usually represented by the voltage difference between the signal and ground, although other standards exist. The range of voltage levels that represent each state depends on the logic family being used.A logic-level shifter can be used to allow compatibility between different circuits. (en) Il termine logica negativa viene utilizzato in elettronica digitale per indicare una codifica dell'informazione binaria nel quale la rappresentazione dei significati vero e falso è invertita rispetto a quella usuale. Nel caso di un segnale elettrico digitale, viene usata anche la denominazione di (segnale) active low (attivo-basso). (it) 負論理とは（ふろんり、英: Active LowまたはNegative Logic）、その反対の正論理（せいろんり、英: Active HighまたはPositive Logic）に相対する呼び方である。負論理は論理回路を実装したデジタル回路における手法として正論理とともに用いられる。 (ja) 在數碼電路，逻辑电平是数字信号的状态之一。尽管存在其他标准，但逻辑电平通常由信号和地之间的电压差表示。代表每个电平状态的电压范围取决于所使用的逻辑系列，例如電晶體－電晶體邏輯（TTL）和互補式金屬氧化物半導體（CMOS）。不同邏輯系列的電路可以使用邏輯電平轉換器連接。 (zh)
gold:hypernym	Number
prov:wasDerivedFrom	wikipedia-en:Logic_level?oldid=1118583894&ns=0
page length (characters) of wiki page	11470 (xsd:nonNegativeInteger)
foaf:isPrimaryTopicOf	wikipedia-en:Logic_level
is Link from a Wikipage to another Wikipage of	Qubit Metastability (electronics) Charge pump Undefined value Integrated circuit Level shifter Sense amplifier Media-independent interface Gender OR gate Shift register

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3331 as of Sep 2 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (62 GB total memory, 48 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software