This HTML5 document contains 36 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

PrefixNamespace IRI
dcthttp://purl.org/dc/terms/
dbohttp://dbpedia.org/ontology/
foafhttp://xmlns.com/foaf/0.1/
dbpedia-wikidatahttp://wikidata.dbpedia.org/resource/
n18http://dbpedia.org/resource/Routing_(EDA)
n16http://en.wikipedia.org/wiki/Timing_closure?oldid=
n17http://www.cadence.com/products/digital_ic/rtl_compiler/index.
rdfshttp://www.w3.org/2000/01/rdf-schema#
n21http://rdf.freebase.com/ns/m.
n13http://www.magma-da.com/Pages/BlastCreate.
n19http://dbpedia.org/resource/Placement_(EDA)
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n9http://www.magma-da.com/Pages/blastfusion.
owlhttp://www.w3.org/2002/07/owl#
n7http://www.synopsys.com/products/iccompiler/iccompiler.
wikipedia-enhttp://en.wikipedia.org/wiki/
n4http://purl.org/voc/vrank#
dbchttp://dbpedia.org/resource/Category:
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
n24http://www.cadence.com/products/digital_ic/soc_encounter/index.
n14http://dbpedia.org/resource/Design_flow_(EDA)
n10http://purl.org/linguistics/gold/
n22http://phy-tc.com/docs_timingclosure.
wikidatahttp://www.wikidata.org/entity/
dbrhttp://dbpedia.org/resource/
n8http://www.synopsys.com/products/logic/design_compiler.
Subject Item
dbr:Timing_closure
rdf:type
dbo:Election
rdfs:label
Timing closure 时序收敛
rdfs:comment
Timing closure is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also used for the goal that is achieved, when such a design has reached the end of the flow and its timing requirements are satisfied. A timing requirement needs to be translated into a static timing constraint for an EDA tool to be able to handle it. 时序收敛(英语:Timing closure)是现场可编程逻辑门阵列、特殊應用積體電路等集成电路设计过程中,调整、修改设计,从而使得所设计的电路满足时序要求的过程。为了完成上述过程,工程师常常需要在电子设计自动化工具辅助下工作。“时序收敛”一词有时也用于表达这些要求最终被满足的状态。
owl:sameAs
n21:0h0vr6 dbpedia-wikidata:Q7806736 wikidata:Q7806736
dct:subject
dbc:Timing_in_electronic_circuits
dbo:wikiPageID
7024370
dbo:wikiPageRevisionID
693575533
dbo:wikiPageWikiLink
dbc:Timing_in_electronic_circuits dbr:Electronic_design_automation n14: dbr:Integrated_circuit_design dbr:Integrated_circuit n18: n19: dbr:Physical_timing_closure dbr:Design_closure dbr:FPGA dbr:Static_timing_analysis
dbo:wikiPageExternalLink
n7:html n8:html n9:html n13:html n17:aspx n22:html n24:aspx
foaf:isPrimaryTopicOf
wikipedia-en:Timing_closure
prov:wasDerivedFrom
n16:693575533
dbo:abstract
Timing closure is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also used for the goal that is achieved, when such a design has reached the end of the flow and its timing requirements are satisfied. The main steps of the design flow, which may be involved in this process, are logic synthesis, placement, clock-tree synthesis and routing. With present technologies all of them need to be timing-aware for a design to properly meet its timing requirements, but with technologies in the range of the micrometre only logic synthesis EDA tools had such a prerequisite. Nevertheless, even if timing-awareness was extended to all these steps starting from well-established principles used for logic synthesis, the two phases, logic and physical, of the timing closure process are conventionally handled by different design teams and different EDA tools. Design Compiler by Synopsys, Encounter RTL Compiler by Cadence Design Systems and BlastCreate by Magma Design Automation are examples of logic synthesis tools. IC Compiler by Synopsys, SoC Encounter by Cadence Design Systems and Blast Fusion by Magma Design Automation are examples of tools capable of timing-aware placement, clock tree synthesis and routing and therefore used for physical timing closure. A timing requirement needs to be translated into a static timing constraint for an EDA tool to be able to handle it. 时序收敛(英语:Timing closure)是现场可编程逻辑门阵列、特殊應用積體電路等集成电路设计过程中,调整、修改设计,从而使得所设计的电路满足时序要求的过程。为了完成上述过程,工程师常常需要在电子设计自动化工具辅助下工作。“时序收敛”一词有时也用于表达这些要求最终被满足的状态。
n4:hasRank
_:vb26730058
n10:hypernym
dbr:Process
Subject Item
_:vb26730058
n4:rankValue
1.17478