This HTML5 document contains 930 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dbpedia-bghttp://bg.dbpedia.org/resource/
freebasehttp://rdf.freebase.com/ns/
n49https://web.archive.org/web/20090915041601/http:/www.sun.com/blueprints/1102/
n21http://dbpedia.org/resource/File:
dbpedia-dehttp://de.dbpedia.org/resource/
dbpedia-plhttp://pl.dbpedia.org/resource/
dbpedia-pthttp://pt.dbpedia.org/resource/
yagohttp://dbpedia.org/class/yago/
n65http://www.sun.com/blueprints/1102/
dbpedia-cahttp://ca.dbpedia.org/resource/
dbpedia-idhttp://id.dbpedia.org/resource/
xsdhhttp://www.w3.org/2001/XMLSchema#
dbpedia-ukhttp://uk.dbpedia.org/resource/
n16https://lwn.net/Articles/252125/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n67http://www.cs.wisc.edu/multifacet/misc/spec2000cache-data/
dbrhttp://dbpedia.org/resource/
dbpedia-nlhttp://nl.dbpedia.org/resource/
n62https://minds.wisconsin.edu/bitstream/handle/1793/59076/
n14http://lv.dbpedia.org/resource/
n38http://dbpedia.org/resource/Glossary_of_engineering:
n11https://www.cs.princeton.edu/courses/archive/fall15/cos375/lectures/
dbpedia-ithttp://it.dbpedia.org/resource/
dbpedia-arhttp://ar.dbpedia.org/resource/
dbphttp://dbpedia.org/property/
dbpedia-frhttp://fr.dbpedia.org/resource/
dctermshttp://purl.org/dc/terms/
dbpedia-fahttp://fa.dbpedia.org/resource/
n33http://ixbtlabs.com/articles/ibmpower4/
dbpedia-skhttp://sk.dbpedia.org/resource/
goldhttp://purl.org/linguistics/gold/
n64https://web.archive.org/web/20110718154522/http:/www.zipcores.com/skin1/zipdocs/datasheets/
dbthttp://dbpedia.org/resource/Template:
dbpedia-zhhttp://zh.dbpedia.org/resource/
owlhttp://www.w3.org/2002/07/owl#
n50https://global.dbpedia.org/id/
dbpedia-srhttp://sr.dbpedia.org/resource/
dbchttp://dbpedia.org/resource/Category:
dbpedia-ethttp://et.dbpedia.org/resource/
dbpedia-kohttp://ko.dbpedia.org/resource/
n22https://upload.wikimedia.org/wikipedia/commons/0/03/
wikidatahttp://www.wikidata.org/entity/
n17http://dbpedia.org/resource/IBM_System/
n61https://patents.justia.com/patent/
foafhttp://xmlns.com/foaf/0.1/
n44https://arstechnica.com/old/content/2002/07/
dbpedia-gahttp://ga.dbpedia.org/resource/
n66https://rpx-patents.s3.amazonaws.com/US/c530f-US5367653A/
n36http://commons.wikimedia.org/wiki/Special:FilePath/
dbpedia-ruhttp://ru.dbpedia.org/resource/
dbpedia-eshttp://es.dbpedia.org/resource/
dbpedia-vihttp://vi.dbpedia.org/resource/
yago-reshttp://yago-knowledge.org/resource/
n6http://www.freescale.com/files/32bit/doc/app_note/
n37http://ml.dbpedia.org/resource/
n51https://patents.google.com/patent/US6425055B1/
n35http://web.cse.ohio-state.edu/~zhang.574/
rdfshttp://www.w3.org/2000/01/rdf-schema#
dbpedia-nohttp://no.dbpedia.org/resource/
n58http://dbpedia.org/resource/PS/
n43https://www.kivabe.in/2020/07/Cache-memory-ki.html/
provhttp://www.w3.org/ns/prov#
dbohttp://dbpedia.org/ontology/
dbpedia-jahttp://ja.dbpedia.org/resource/
dbpedia-trhttp://tr.dbpedia.org/resource/
n31http://ta.dbpedia.org/resource/
dbpedia-mkhttp://mk.dbpedia.org/resource/
wikipedia-enhttp://en.wikipedia.org/wiki/

Statements

Subject Item
dbr:Cache_line
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Cache_replacement_policies
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cascade_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerVM_Lx86
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_ISA
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Mac_G5
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Macintosh_5500
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Macintosh_6200
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Macintosh_G3
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Predication_(computer_architecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Processor_register
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Program_optimization
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Puma_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sandy_Bridge
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Branch_target_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Branch_target_instruction_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:List_of_VIA_microprocessor_cores
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Merom_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Miss_(disambiguation)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Motherboard_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Volatile_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MMC-1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_bandwidth
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_ordering
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_type_range_register
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:OpenPOWER_Microwatt
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:OpenRISC_1200
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Silvermont
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:UltraSPARC_T1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Copy-back
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Non-blocking_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Trace_Caches
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Trace_caches
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Basic_Linear_Algebra_Subprograms
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Dell_Precision
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Algorithmic_efficiency
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_A10
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_A7
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_A9
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_A9X
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:History_of_general-purpose_CPUs
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_IOMMU-supporting_hardware
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Celeron_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Core_i3_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Core_i5_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Core_i7_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Pentium_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Broadwell-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Cascade_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Coffee_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Haswell-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Ivy_Bridge-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Kaby_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Nehalem-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(P6-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Sandy_Bridge-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Yonah-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Mac_models_grouped_by_CPU_type
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Qualcomm_Snapdragon_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Performance_Rating
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cuckoo_hashing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cyrix_6x86
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DEC_4000_AXP
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DEC_7000_AXP_and_DEC_10000_AXP
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DEC_Firefly
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DECpc_AXP_150
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Units_of_information
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Vectorwise
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DayStar_Digital
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Dynamic_random-access_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:ECC_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Instruction_unit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_80486_OverDrive
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Ivy_Bridge–based_Xeon_microprocessors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Sandy_Bridge-based_Xeon_microprocessors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Skulltrail
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Ultra_Path_Interconnect
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Interleaved_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Internal_RAM
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Introsort
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Motorola_68060
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Processor_affinity
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TI_Advanced_Scientific_Computer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Tejas_and_Jayhawk
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pentium
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pentium_Dual-Core
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pentium_II
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Posted_write
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_5000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_e200
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_e5500
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_e600
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_law_of_cache_misses
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:L1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:L3
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zero-overhead_looping
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Comparison_of_Armv8-A_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Control_register
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cooper_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Corsair_Gaming
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cpu_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Matrix_multiplication_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Meltdown_(security_vulnerability)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_latency
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Rust_(programming_language)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:SGI_Indy
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Gekko_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:General-purpose_computing_on_graphics_processing_units
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Geode_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:VIA_Nano
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Speedup
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:System_requirements
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Wait_state
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Unrolled_linked_list
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pseudo-LRU
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Runahead
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Transputer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R10000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R3000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R4200
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R5000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:RAD750
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Clipper_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Coffee_Lake
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Emotion_Engine
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Glossary_of_computer_hardware_terms
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
n38:_M–Z
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Goldmont_Plus
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:GotoBLAS
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Graphics_Core_Next
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Bounding_interval_hierarchy
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Branch_predictor
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Modified_Harvard_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MonetDB
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Montecito_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Moore's_law
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Motorola_68000_series
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Multithreading_(computer_architecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:NCUBE
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Conroe_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Context_switch
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cooley–Tukey_FFT_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:LGA_1356
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Socket_AM1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Millicode
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_A8
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_IIc
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Apple_silicon
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_AMD_Athlon_64_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_AMD_Phenom_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MIPS_architecture_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MOSFET_applications
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MacBook_Pro_(Intel-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Mac_Mini
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Machine_Check_Architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Macintosh_IIci
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Macintosh_IIfx
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Macintosh_IIx
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Macintosh_Quadra_605
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Bobcat_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:BogoMips
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache-oblivious_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_(computing)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_coherence
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_coloring
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_hierarchy
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_inclusion_policy
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_on_a_stick
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_performance_measurement_and_metric
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_placement_policies
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache_pollution
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sieve_of_Eratosthenes
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Skylake_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Smart_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Smart_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Stack_machine
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Static_random-access_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:StrongARM
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Clock_rate
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Common_Firmware_Environment
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Communication-avoiding_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Comparison_of_ARM_cores
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer_data_storage
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer_engineering_compendium
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Computer_security_compromised_by_hardware_failure
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zen_(first_generation)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zen_4
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zero_ASIC
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Front-side_bus
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Hardware_acceleration
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Microarchitecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Overhead_(computing)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PIPT
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Page_attribute_table
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Parallel_computing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Parity_bit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pentium_OverDrive
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Performance_tuning
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Phenom_II
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Plug_and_play
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Processing_Element
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Prefetch_input_queue
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Macintosh_Performa
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Magnetoresistive_RAM
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Strassen_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Stride_of_an_array
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Translation_lookaside_buffer
rdfs:seeAlso
dbr:CPU_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MediaGX
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Microkernel
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Power_Mac_G4
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:System_resource
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zilog_Z380
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Byte
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:CDC_6600
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:CPU_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:CPU_cache
rdf:type
owl:Thing yago:Microprocessor103760310 yago:SemiconductorDevice104171831 yago:Chip103020034 yago:Artifact100021939 yago:WikicatMicroprocessors yago:Instrumentality103575240 yago:Conductor103088707 yago:Object100002684 yago:Device103183080 yago:PhysicalEntity100001930 dbo:Software yago:Whole100003553
rdfs:label
CPU-cache Pamięć podręczna procesora Cache de processeur CPU cache Кэш процессора ذاكرة وحدة المعالجة المركزية CPU cache Caché de CPU Befehlscache キャッシュメモリ Taisc-chuimhne Tembolok CPU Memòria cau de la CPU Cache do processador CPU 캐시 Кеш процесора CPU缓存
rdfs:comment
ذاكرة وحدة المعالجة المركزية هي مؤقتة تستخدمها وحدة المعالجة المركزية للكمبيوتر لتقليل متوسط التكلفة (الوقت أو الطاقة) للوصول إلى البيانات من الذاكرة الرئيسية. ذاكرة التخزين المؤقت هي ذاكرة أصغر وأسرع، تقع بالقرب من نواة المعالج، والتي تخزن نسخًا من البيانات من مواقع الذاكرة الرئيسية المستخدمة بشكل متكرر. تحتوي معظم وحدات المعالجة المركزية على تسلسل هرمي لمستويات ذاكرة التخزين المؤقت المتعددة (L1 ،L2، غالبًا L3، ونادرًا حتى L4)، مع ذاكرة تخزين مؤقت منفصلة خاصة بالتعليمات ومحددة للبيانات في المستوى 1. Кэш микропроце́ссора — кэш (сверхоперативная память), используемый микропроцессором компьютера для уменьшения среднего времени доступа к компьютерной памяти. Является одним из верхних уровней иерархии памяти. Кэш использует небольшую, очень быструю память (обычно типа SRAM), которая хранит копии часто используемых данных из основной памяти. Если большая часть запросов в память будет обрабатываться кэшем, средняя задержка обращения к памяти будет приближаться к задержкам работы кэша. Cuimhne ardluais mhaolánach a fheidhmíonn idir próiseálaí ríomhaire is an phríomhchuimhne i gcórais ardfheidhme ríomhaireachta. CPU-cache is een hardwarecache die door de processor (CPU) van een computer wordt gebruikt om de gemiddelde kosten (tijd of energie) voor toegang tot gegevens uit het werkgeheugen te verlagen. Een cache is een kleiner, sneller en vaak ook duurder type geheugen dat zich dichter bij een processorkern bevindt. Wanneer voor het eerst gegevens worden opgevraagd worden deze uit het relatief trage werkgeheugen opgehaald. Er wordt vervolgens een kopie van deze gegevens in de CPU-cache opgeslagen. De volgende keer dat diezelfde data wordt opgevraagd, kan het tot meerdere ordes van grootte sneller uit de cache gehaald worden. De meeste CPU's hebben een hiërarchie van meerdere cacheniveaus (L1, L2, vaak L3 en soms zelfs L4), met verschillende instructiespecifieke en gegevensspecifieke caches op nivea Der Befehlscache (englisch instruction cache) ist ein spezieller Cache-Speicher zum Zwischenspeichern von Befehlen. Dieser Cache kommt vor allem bei fortgeschrittenen Pipelinetechniken, wie sie etwa bei Superskalar-Prozessoren vorhanden sind, zum Einsatz. Diese Auftrennung des allgemeinen Cache-Speichers in Befehls- und Daten-Cache wird auch als Harvard-Cache-Architektur bezeichnet, in Anlehnung an und als Spezialisierung der Harvard-Architektur. Tembolok CPU (bahasa Inggris: CPU cache) adalah tembolok yang digunakan oleh unit pengolah pusat dari sebuah komputer untuk mengurangi waktu rata-rata untuk mengakses memori. Tembolok adalah memori yang lebih kecil, memori yang lebih cepat menyimpan salinan data dari lokasi yang paling sering digunakan memori utama. Selama mengakses memori sebagian besar adalah lokasi memori tembolok, latensi rata-rata mengakses memori cenderung mendekati latensi tembolok daripada dari memori utama. Cache do processador (em inglês: CPU cache) é uma memória de acesso rápido. É usada pela Unidade Central de Processamento (CPU, o processador) com o objetivo de reduzir o tempo médio de acesso aos dados armazenados na memória. A cache é uma memória de pouco espaço, porém muito mais rápida e armazena as informações que são usadas com mais frequência pela CPU. Quando a CPU precisa buscar uma informação na memória, ela busca primeiro pela cache. Se não encontrado, busca-se na Memória Principal, então devolve a informação para a CPU e armazena esta informação na cache. 메모리에서 가장 자주 사용되는 위치의 데이터를 갖고 있는, 크기는 작지만 빠른 메모리이다. 대부분의 메모리 접근은 특정한 위치의 근방에서 자주 일어나는 경향이 있기 때문에, 데이터를 크기는 작지만 속도가 빠른 캐시메모리에 복사해 두면 평균 메모리 접근 시간을 아낄 수 있다. 프로세서가 메인 메모리를 읽거나 쓰고자 할 때는, 먼저 그 주소에 해당하는 데이터가 캐시에 존재하는지를 살핀다. 만약 그 주소의 데이터가 캐시에 있으면 데이터를 캐시에서 직접 읽고, 그렇지 않으면 메인 메모리에 직접 접근한다. 이때 대부분의 프로세서는 메인 메모리에 직접 접근해서 전송된 데이터를 캐시에 복사해 넣음으로써 다음번에 같은 주소에 프로세서가 접근할 때 캐시에서 직접 읽고 쓸 수 있도록 한다. キャッシュメモリ (cache memory) は、CPUなど処理装置がデータや命令などの情報を取得/更新する際に主記憶装置やバスなどの遅延/低帯域を隠蔽し、処理装置と記憶装置の性能差を埋めるために用いる高速小容量メモリのことである。略してキャッシュとも呼ぶ。コンピュータは以前から記憶装置や伝送路の性能が処理装置の性能に追いつけず、この差が全体性能に対するボトルネックとされてきた(ノイマンズ・ボトルネック)。そしてムーアの法則に基づく処理装置の加速度的な高性能化により現在ではますますこの差が拡大されている。キャッシュメモリは、記憶階層の観点からこれを解消しようとするものである。 主に、主記憶装置とCPUなど処理装置との間に構成される。この場合、処理装置がアクセスしたいデータやそのアドレス、状態、設定など属性情報をコピーし保持することで、本来アクセスすべき記憶装置に代わってデータを入出力する。通常はキャッシュメモリが自動的にデータ保存や主記憶装置の代替を行うため、基本的にCPUのプログラムなど処理装置側がキャッシュメモリを意識する必要はない。 キャッシュの一般的な概念はキャッシュ (コンピュータシステム)を参照のこと。 La CPU cache è una memoria integrata all'interno del processore e ha lo scopo di ridurre il tempo medio d'accesso alla memoria RAM. È un tipo di memoria di dimensioni ridotte ma molto veloce, che mantiene copie dei dati per i quali si fa più frequentemente accesso nella memoria principale. Non è osservabile tramite i software ma è controllata e gestita dall'hardware. È presente negli Smartphone e nei Tablet , e in alcuni tipi di sistema operativo può essere visibile direttamente attraverso il software. La gestione della cache tramite software può variare, e su alcuni non è disponibile la gestione sia Computer (Windows e Mac) che Mobile (solo iOS) infatti l’unico software mobile che è in grado di mostrare la cache per app è Android creato da Google Кеш процесора — кеш, який використовується центральним процесором (англ. CPU) для скорочення середнього часу доступу до пам'яті комп'ютера. Кеш — це швидша і менша за розміром пам'ять, яка зберігає копії даних, що часто використовуються, з головної пам'яті. Pamięć podręczna procesora (ang. CPU cache) – jest pamięcią typu SRAM (pamięć statyczna) o krótkim czasie dostępu. Zlokalizowana jest często bezpośrednio w jądrze procesora. Zastosowanie wielopoziomowej hierarchii pamięci podręcznej zmniejsza średni czas dostępu do pamięci głównej. Współcześnie stosuje się 2 i 3-poziomowe pamięci podręczne.Najważniejszymi parametrami funkcjonalnymi pamięci podręcznych są pojemność i czas dostępu.Pod względem budowy można wyróżnić 3 podstawowe typy organizacji pamięci: Una caché de CPU es un tipo de memoria intermedia usada por la unidad central de procesamiento (CPU) de una computadora, que tiene como objetivo reducir el tiempo de acceso a la memoria. La caché de CPU es una memoria usualmente más rápida y con un tamaño mucho más reducido que el tamaño de la memoria RAM.En esta memoria se copian los datos más frecuentemente usados de las posiciones de la memoria principal (RAM) . Muchas CPU tienen cachés diferentes e independientes, incluyendo cachés para datos y para instrucciones, donde la caché de datos usualmente se organiza en forma jerárquica con varios niveles (L1, L2, etc). 在计算机系统中,CPU高速缓存(英語:CPU Cache,在本文中简称缓存)是用于减少处理器访问内存所需平均时间的部件。在金字塔式中它位于自顶向下的第二层,仅次于CPU寄存器。其容量远小于内存,但速度却可以接近处理器的频率。 当处理器发出内存访问请求时,会先查看缓存内是否有请求数据。如果存在(命中),则不经访问内存直接返回该数据;如果不存在(失效),则要先把内存中的相应数据载入缓存,再将其返回处理器。 缓存之所以有效,主要是因为程序运行时对内存的访问呈现局部性(Locality)特征。这种局部性既包括空间局部性(Spatial Locality),也包括时间局部性(Temporal Locality)。有效利用这种局部性,缓存可以达到极高的命中率。 在处理器看来,缓存是一个透明部件。因此,程序员通常无法直接干预对缓存的操作。但是,确实可以根据缓存的特点对程序代码实施特定优化,从而更好地利用缓存。 A CPU cache is a hardware cache used by the central processing unit (CPU) of a computer to reduce the average cost (time or energy) to access data from the main memory. A cache is a smaller, faster memory, located closer to a processor core, which stores copies of the data from frequently used main memory locations. Most CPUs have a hierarchy of multiple cache (L1, L2, often L3, and rarely even L4), with different instruction-specific and data-specific caches at level 1. The cache memory is typically implemented with static random-access memory (SRAM), in modern CPUs by far the largest part of them by chip area, but SRAM is not always used for all levels (of I- or D-cache), or even any level, sometimes some latter or all levels are implemented with eDRAM. Un cache de processeur est une antémémoire matérielle utilisée par l'unité centrale de traitement (CPU) d'un ordinateur pour réduire le coût moyen (temps ou énergie) de l’accès aux données de la mémoire principale. Un cache de processeur est une mémoire plus petite et plus rapide, située au plus près d'une unité centrale de traitement (ou d'un cœur de microprocesseur), qui stocke des copies des données à partir d'emplacements de la mémoire principale qui sont fréquemment utilisés avant leurs transmissions aux registres du processeur. La plupart des CPU ont différents caches indépendants, y compris des caches d'instructions et de données, où le cache de données est généralement organisé comme une hiérarchie de plusieurs niveaux d'antémémoire (L1, L2, L3, L4, etc.). Les caches de processeur
rdfs:seeAlso
dbr:Cache_hierarchy
foaf:depiction
n36:NeXTcube_motherboard.jpg n36:Cache,hierarchy-example.svg n36:Cache,associative-fill-both.png n36:Cache,associative-read.svg n36:Hwloc.png n36:Motherboard_Intel_386.jpg
dcterms:subject
dbc:Computer_memory dbc:Cache_(computing) dbc:Central_processing_unit
dbo:wikiPageID
849181
dbo:wikiPageRevisionID
1123746058
dbo:wikiPageWikiLink
dbr:Intel_P5 dbr:Branch_predictor dbr:DRAM dbr:Translation_lookaside_buffer dbr:Cache_miss dbr:Synonym dbr:High_Performance_Computing dbr:Micro-operations dbc:Computer_memory dbr:Hardware_cache dbr:Haswell_(microarchitecture) dbr:ARM_microprocessors dbr:Context_switch dbr:Kibibyte dbr:Processor_register dbr:Processor_core dbr:Frequency dbr:Memoization dbr:Microarchitecture n17:360_Model_67 dbr:Random-access_memory dbr:Content-addressable_memory dbr:Trade-off dbr:Unified_cache n21:Hwloc.png dbr:Write_buffer dbr:Multiprocessor dbr:CDC_6600 dbr:Alpha_21164 dbr:Alpha_21264 dbr:Athlon_64 dbr:Memory_cell_(computing) dbr:Most_significant_bit dbr:Cache_algorithms dbr:Direct_memory_access dbr:68010 dbr:68030 dbr:Hash_function dbr:Central_processing_unit dbc:Cache_(computing) dbr:Crystalwell dbr:X86 dbr:Least-recently_used dbr:Alpha_particle dbr:Dinero_(cache_simulator) n21:NeXTcube_motherboard.jpg dbr:Motorola_68040 dbr:Cache_algorithm dbr:Xeon dbr:Sandy_Bridge dbr:Cache_coherency dbr:GT3e dbr:Gibibyte dbr:No-write_allocation dbr:Victim_cache dbr:Pentium_4 dbr:Intel_80486 dbr:Zen_(microarchitecture) dbr:Intel dbr:Intel_80386 dbr:Intel_Core_2_Duo dbr:Dirty_bit dbr:Basic_block dbr:Register_renaming dbr:Ice_Lake_(microprocessor) dbr:Micro-operation dbr:Static_random-access_memory dbr:Intel_Core_i7 dbr:Scratchpad_memory dbr:Server_(computing) dbr:AMD dbr:SDRAM dbr:Branch_prediction dbr:Intel_Atom dbr:Memory_management_unit dbr:Register_file dbr:Digital_Equipment_Corporation dbr:Scratchpad_RAM dbr:Instruction_decoder dbr:University_of_Wisconsin_System dbr:IBM n21:Motherboard_Intel_386.jpg dbr:Mebibyte dbr:Multiplexing dbc:Central_processing_unit dbr:Bulldozer_(microarchitecture) n17:360_Model_85 dbr:Birthday_paradox dbr:Multi-core_processor dbr:Low-power_electronics dbr:Titan_(1963_computer) dbr:Norman_Jouppi dbr:POWER4 dbr:Ivy_Bridge_(microarchitecture) dbr:Multi-chip_module n21:Cache,associative-fill-both.png n21:Cache,associative-read.svg n21:Cache,hierarchy-example.svg dbr:ECC_memory dbr:IBM_801 dbr:Error-correcting_code dbr:Simultaneous_multithreading dbr:Locality_of_reference dbr:Computer dbr:Arm_architecture dbr:Von_Neumann_architecture dbr:68060 dbr:P6_(microarchitecture) dbr:Write-back dbr:VHDL dbr:Write-through dbr:Sum-addressed_decoder dbr:Instruction_unit dbr:Instruction_(computer_science) dbr:Instruction_pipeline dbr:R6000 dbr:Loop_nest_optimization dbr:Pentium_II dbr:Main_memory dbr:EDRAM dbr:Classic_RISC_pipeline dbr:Intel_Iris_Pro_Graphics dbr:Itanium_2 dbr:Virtual_memory dbr:Speculative_execution dbr:Address_space dbr:Apple_M1 dbr:IBM_z13_(microprocessor) dbr:IBM_z15_(microprocessor) dbr:IBM_zEC12_(microprocessor) dbr:Socket_7 dbr:Cache_(computing) dbr:Ferranti dbr:Cache_coherence dbr:Data_(computing) dbr:Desktop_computer dbr:Cache_control_instruction dbr:MIPS_architecture dbr:GE_645 dbr:Cache_hierarchy dbr:Page_table dbr:Cache_performance_measurement_and_metric dbr:Cache_placement_policies dbr:Latency_(engineering) dbr:Cache_prefetching dbr:AMD_Athlon dbr:Memory_location dbr:Memory_hierarchy dbr:Heuristic dbr:Least_significant_bit dbr:Cray-1 dbr:Skylake_(microarchitecture) dbr:Dual_in-line_package dbr:Out-of-order_execution dbr:AMD_K6-III dbr:Bus_snooping dbr:Power_consumption dbr:Phenom_II dbr:Parity_(telecommunication) dbr:Parity_bit dbr:Homonym dbr:Dynamic_random-access_memory dbr:68020 dbr:Atlas_Computer_(Manchester) dbr:Emitter-coupled_logic dbr:Pentium_III dbr:Pentium_Pro dbr:AMD_K6-2
dbo:wikiPageExternalLink
n6:AN2663.pdf n11:16-Cache-2x2.pdf n16: n22:DEN0042A_cortex_r_series_PG.pdf n33: n35:OS-cache-software_intel_2010.pdf n43: n44:caching.ars n51:en n49:817-0742.pdf n61:20160350229 n62:TR823.pdf n64:cache_8way_set.pdf n65:817-0742.pdf n66:US5367653A.pdf n67:
owl:sameAs
dbpedia-id:Tembolok_CPU n14:Procesora_kešatmiņa dbpedia-uk:Кеш_процесора wikidata:Q352090 dbpedia-pl:Pamięć_podręczna_procesora dbpedia-ca:Memòria_cau_de_la_CPU dbpedia-tr:İşlemci_önbelleği dbpedia-zh:CPU缓存 dbpedia-bg:Процесорен_кеш dbpedia-pt:Cache_do_processador n31:பதுக்கு_நினைவகம் dbpedia-sr:Кеш_централне_процесорске_јединице freebase:m.03gx1p n37:സി.പി.യു._കാഷ് dbpedia-it:CPU_cache dbpedia-de:Befehlscache dbpedia-nl:CPU-cache dbpedia-ko:CPU_캐시 dbpedia-es:Caché_de_CPU dbpedia-et:Protsessori_vahemälu dbpedia-ga:Taisc-chuimhne dbpedia-ru:Кэш_процессора n50:3FHbg dbpedia-ja:キャッシュメモリ dbpedia-vi:CPU_cache dbpedia-mk:Обработувачки_меѓусклад yago-res:CPU_cache dbpedia-no:Hurtigminne dbpedia-fr:Cache_de_processeur dbpedia-fa:حافظه_نهان_سی‌پی‌یو dbpedia-ar:ذاكرة_وحدة_المعالجة_المركزية dbpedia-sk:Rýchla_vyrovnávacia_pamäť_procesora
dbp:wikiPageUsesTemplate
dbt:Main_article dbt:Main dbt:Wikibooks dbt:See_also dbt:Webarchive dbt:Anchor dbt:Rp dbt:Short_description dbt:Reflist dbt:Refn dbt:Snd dbt:Disputed_inline dbt:Div_col dbt:Div_col_end dbt:Citation_needed dbt:Mvar dbt:= dbt:CPU_technologies dbt:Math
dbo:thumbnail
n36:NeXTcube_motherboard.jpg?width=300
dbp:date
2009-09-15
dbp:url
n49:817-0742.pdf
dbo:abstract
Una caché de CPU es un tipo de memoria intermedia usada por la unidad central de procesamiento (CPU) de una computadora, que tiene como objetivo reducir el tiempo de acceso a la memoria. La caché de CPU es una memoria usualmente más rápida y con un tamaño mucho más reducido que el tamaño de la memoria RAM.En esta memoria se copian los datos más frecuentemente usados de las posiciones de la memoria principal (RAM) . Muchas CPU tienen cachés diferentes e independientes, incluyendo cachés para datos y para instrucciones, donde la caché de datos usualmente se organiza en forma jerárquica con varios niveles (L1, L2, etc). ذاكرة وحدة المعالجة المركزية هي مؤقتة تستخدمها وحدة المعالجة المركزية للكمبيوتر لتقليل متوسط التكلفة (الوقت أو الطاقة) للوصول إلى البيانات من الذاكرة الرئيسية. ذاكرة التخزين المؤقت هي ذاكرة أصغر وأسرع، تقع بالقرب من نواة المعالج، والتي تخزن نسخًا من البيانات من مواقع الذاكرة الرئيسية المستخدمة بشكل متكرر. تحتوي معظم وحدات المعالجة المركزية على تسلسل هرمي لمستويات ذاكرة التخزين المؤقت المتعددة (L1 ،L2، غالبًا L3، ونادرًا حتى L4)، مع ذاكرة تخزين مؤقت منفصلة خاصة بالتعليمات ومحددة للبيانات في المستوى 1. توجد أنواع أخرى من ذاكرات التخزين المؤقت (التي لا يتم احتسابها ضمن «حجم ذاكرة التخزين المؤقت» لأهم ذاكرات التخزين المؤقت المذكورة أعلاه)، مثل مخزن الترجمة المؤقت (TLB) والذي يعد جزءًا من وحدة إدارة الذاكرة (MMU) التي تمتلكها معظم وحدات المعالجة المركزية. Cuimhne ardluais mhaolánach a fheidhmíonn idir próiseálaí ríomhaire is an phríomhchuimhne i gcórais ardfheidhme ríomhaireachta. La CPU cache è una memoria integrata all'interno del processore e ha lo scopo di ridurre il tempo medio d'accesso alla memoria RAM. È un tipo di memoria di dimensioni ridotte ma molto veloce, che mantiene copie dei dati per i quali si fa più frequentemente accesso nella memoria principale. Non è osservabile tramite i software ma è controllata e gestita dall'hardware. È presente negli Smartphone e nei Tablet , e in alcuni tipi di sistema operativo può essere visibile direttamente attraverso il software. La gestione della cache tramite software può variare, e su alcuni non è disponibile la gestione sia Computer (Windows e Mac) che Mobile (solo iOS) infatti l’unico software mobile che è in grado di mostrare la cache per app è Android creato da Google A CPU cache is a hardware cache used by the central processing unit (CPU) of a computer to reduce the average cost (time or energy) to access data from the main memory. A cache is a smaller, faster memory, located closer to a processor core, which stores copies of the data from frequently used main memory locations. Most CPUs have a hierarchy of multiple cache (L1, L2, often L3, and rarely even L4), with different instruction-specific and data-specific caches at level 1. The cache memory is typically implemented with static random-access memory (SRAM), in modern CPUs by far the largest part of them by chip area, but SRAM is not always used for all levels (of I- or D-cache), or even any level, sometimes some latter or all levels are implemented with eDRAM. Other types of caches exist (that are not counted towards the "cache size" of the most important caches mentioned above), such as the translation lookaside buffer (TLB) which is part of the memory management unit (MMU) which most CPUs have. Tembolok CPU (bahasa Inggris: CPU cache) adalah tembolok yang digunakan oleh unit pengolah pusat dari sebuah komputer untuk mengurangi waktu rata-rata untuk mengakses memori. Tembolok adalah memori yang lebih kecil, memori yang lebih cepat menyimpan salinan data dari lokasi yang paling sering digunakan memori utama. Selama mengakses memori sebagian besar adalah lokasi memori tembolok, latensi rata-rata mengakses memori cenderung mendekati latensi tembolok daripada dari memori utama. Cache do processador (em inglês: CPU cache) é uma memória de acesso rápido. É usada pela Unidade Central de Processamento (CPU, o processador) com o objetivo de reduzir o tempo médio de acesso aos dados armazenados na memória. A cache é uma memória de pouco espaço, porém muito mais rápida e armazena as informações que são usadas com mais frequência pela CPU. Quando a CPU precisa buscar uma informação na memória, ela busca primeiro pela cache. Se não encontrado, busca-se na Memória Principal, então devolve a informação para a CPU e armazena esta informação na cache. Com os avanços tecnológicos, vários tipos de cache foram desenvolvidos. Atualmente há cache em processadores, discos rígidos, sistemas, servidores, nas placas-mãe, clusters de bancos de dados, entre outros. Qualquer dispositivo que requeira do usuário uma solicitação/requisição a algum outro recurso, seja de rede ou local, interno ou externo a essa rede, pode requerer ou possuir de fábrica o recurso de cache. Por ser mais caro, o recurso mais rápido não pode ser usado para armazenar todas as informações. Sendo assim, usa-se o cache para armazenar apenas as informações mais frequentemente usadas. Nas unidades de disco também conhecidas como disco rígido (em inglês: hard drive, HD), também existem chips de cache nas placas eletrônicas que os acompanham. Кэш микропроце́ссора — кэш (сверхоперативная память), используемый микропроцессором компьютера для уменьшения среднего времени доступа к компьютерной памяти. Является одним из верхних уровней иерархии памяти. Кэш использует небольшую, очень быструю память (обычно типа SRAM), которая хранит копии часто используемых данных из основной памяти. Если большая часть запросов в память будет обрабатываться кэшем, средняя задержка обращения к памяти будет приближаться к задержкам работы кэша. Когда процессору нужно обратиться в память для чтения или записи данных, он сначала проверяет, доступна ли их копия в кэше. В случае успеха проверки процессор производит операцию, используя кэш, что значительно быстрее использования более медленной основной памяти. Подробнее о задержках памяти см. Латентность SDRAM: tCAS, tRCD, tRP, tRAS. Данные между кэшем и памятью передаются блоками фиксированного размера, также называемыми линиями кэша (англ. cache line) или блоками кэша. Большинство современных микропроцессоров для компьютеров и серверов имеет как минимум три независимых кэша: кэш инструкций для ускорения загрузки машинного кода, кэш данных для ускорения чтения и записи данных, и буфер ассоциативной трансляции (TLB) для ускорения трансляции виртуальных (логических) адресов в физические, как для инструкций, так и для данных. Кэш данных часто реализуется в виде многоуровневого кэша (L1, L2, L3, L4). Увеличение размера кэш-памяти может положительно влиять на производительность почти всех приложений, хотя в некоторых случаях эффект незначителен. Работа кэш-памяти обычно прозрачна для программиста, однако для её эффективного использования в некоторых случаях применяются специальные алгоритмические приёмы, изменяющие порядок обхода данных в ОЗУ или повышающие их локальность (например, при блочном умножении матриц). 在计算机系统中,CPU高速缓存(英語:CPU Cache,在本文中简称缓存)是用于减少处理器访问内存所需平均时间的部件。在金字塔式中它位于自顶向下的第二层,仅次于CPU寄存器。其容量远小于内存,但速度却可以接近处理器的频率。 当处理器发出内存访问请求时,会先查看缓存内是否有请求数据。如果存在(命中),则不经访问内存直接返回该数据;如果不存在(失效),则要先把内存中的相应数据载入缓存,再将其返回处理器。 缓存之所以有效,主要是因为程序运行时对内存的访问呈现局部性(Locality)特征。这种局部性既包括空间局部性(Spatial Locality),也包括时间局部性(Temporal Locality)。有效利用这种局部性,缓存可以达到极高的命中率。 在处理器看来,缓存是一个透明部件。因此,程序员通常无法直接干预对缓存的操作。但是,确实可以根据缓存的特点对程序代码实施特定优化,从而更好地利用缓存。 Der Befehlscache (englisch instruction cache) ist ein spezieller Cache-Speicher zum Zwischenspeichern von Befehlen. Dieser Cache kommt vor allem bei fortgeschrittenen Pipelinetechniken, wie sie etwa bei Superskalar-Prozessoren vorhanden sind, zum Einsatz. Diese Auftrennung des allgemeinen Cache-Speichers in Befehls- und Daten-Cache wird auch als Harvard-Cache-Architektur bezeichnet, in Anlehnung an und als Spezialisierung der Harvard-Architektur. Der Befehlscache ist, wie der Datencache auch, in der Regel auf dem Prozessor-Chip untergebracht und dient als Primär-Cache. Somit können Strukturkonflikte beim gleichzeitigen Holen von Befehlen und Lesen oder Schreiben von Daten vermieden werden. Der Sekundär-Cache vereint üblicherweise Befehls- und Datencache wieder in einem allgemeinen Cache-Speicher. Pamięć podręczna procesora (ang. CPU cache) – jest pamięcią typu SRAM (pamięć statyczna) o krótkim czasie dostępu. Zlokalizowana jest często bezpośrednio w jądrze procesora. Zastosowanie wielopoziomowej hierarchii pamięci podręcznej zmniejsza średni czas dostępu do pamięci głównej. Współcześnie stosuje się 2 i 3-poziomowe pamięci podręczne.Najważniejszymi parametrami funkcjonalnymi pamięci podręcznych są pojemność i czas dostępu.Pod względem budowy można wyróżnić 3 podstawowe typy organizacji pamięci: * pamięć całkowicie skojarzeniowa (ang. fully associative), * pamięć z odwzorowaniem bezpośrednim (ang. direct-mapped), * pamięć wielodrożna (set-associative). 메모리에서 가장 자주 사용되는 위치의 데이터를 갖고 있는, 크기는 작지만 빠른 메모리이다. 대부분의 메모리 접근은 특정한 위치의 근방에서 자주 일어나는 경향이 있기 때문에, 데이터를 크기는 작지만 속도가 빠른 캐시메모리에 복사해 두면 평균 메모리 접근 시간을 아낄 수 있다. 프로세서가 메인 메모리를 읽거나 쓰고자 할 때는, 먼저 그 주소에 해당하는 데이터가 캐시에 존재하는지를 살핀다. 만약 그 주소의 데이터가 캐시에 있으면 데이터를 캐시에서 직접 읽고, 그렇지 않으면 메인 메모리에 직접 접근한다. 이때 대부분의 프로세서는 메인 메모리에 직접 접근해서 전송된 데이터를 캐시에 복사해 넣음으로써 다음번에 같은 주소에 프로세서가 접근할 때 캐시에서 직접 읽고 쓸 수 있도록 한다. CPU-cache is een hardwarecache die door de processor (CPU) van een computer wordt gebruikt om de gemiddelde kosten (tijd of energie) voor toegang tot gegevens uit het werkgeheugen te verlagen. Een cache is een kleiner, sneller en vaak ook duurder type geheugen dat zich dichter bij een processorkern bevindt. Wanneer voor het eerst gegevens worden opgevraagd worden deze uit het relatief trage werkgeheugen opgehaald. Er wordt vervolgens een kopie van deze gegevens in de CPU-cache opgeslagen. De volgende keer dat diezelfde data wordt opgevraagd, kan het tot meerdere ordes van grootte sneller uit de cache gehaald worden. De meeste CPU's hebben een hiërarchie van meerdere cacheniveaus (L1, L2, vaak L3 en soms zelfs L4), met verschillende instructiespecifieke en gegevensspecifieke caches op niveau 1. Er bestaan ook andere soorten caches (die niet meetellen voor de "cachegrootte" van de belangrijkste caches die hierboven zijn genoemd), zoals de translation look-aside buffer (TLB) die deel uitmaakt van de memory management unit (MMU) die de meeste CPU's hebben. キャッシュメモリ (cache memory) は、CPUなど処理装置がデータや命令などの情報を取得/更新する際に主記憶装置やバスなどの遅延/低帯域を隠蔽し、処理装置と記憶装置の性能差を埋めるために用いる高速小容量メモリのことである。略してキャッシュとも呼ぶ。コンピュータは以前から記憶装置や伝送路の性能が処理装置の性能に追いつけず、この差が全体性能に対するボトルネックとされてきた(ノイマンズ・ボトルネック)。そしてムーアの法則に基づく処理装置の加速度的な高性能化により現在ではますますこの差が拡大されている。キャッシュメモリは、記憶階層の観点からこれを解消しようとするものである。 主に、主記憶装置とCPUなど処理装置との間に構成される。この場合、処理装置がアクセスしたいデータやそのアドレス、状態、設定など属性情報をコピーし保持することで、本来アクセスすべき記憶装置に代わってデータを入出力する。通常はキャッシュメモリが自動的にデータ保存や主記憶装置の代替を行うため、基本的にCPUのプログラムなど処理装置側がキャッシュメモリを意識する必要はない。 キャッシュの一般的な概念はキャッシュ (コンピュータシステム)を参照のこと。 Кеш процесора — кеш, який використовується центральним процесором (англ. CPU) для скорочення середнього часу доступу до пам'яті комп'ютера. Кеш — це швидша і менша за розміром пам'ять, яка зберігає копії даних, що часто використовуються, з головної пам'яті. Коли процесору потрібно звернутися в пам'ять для читання або запису даних, він спочатку перевіряє, чи є їхні копії в кеші. У разі успіху перевірки процесор виконує операцію використовуючи кеш, що працює швидше ніж при використанні більш повільної основної пам'яті. Детальніше про затримки пам'яті див. (англ. SDRAM latency)SDRAM: tCAS, tRCD, tRP, tRAS Більшість сучасних мікропроцесорів для настільних комп'ютерів і серверів мають щонайменше три незалежних кеші: кеш інструкцій для прискорення завантаження машинного коду, кеш даних для прискорення читання і запису даних і буфер асоціативної трансляції (TLB) для прискорення трансляції віртуальних (логічних) адрес у фізичні, як для інструкцій, так і для даних. Кеш даних часто реалізується у вигляді багаторівневого кешу (L1, L2, L3).. Збільшення розміру кеш-пам'яті може позитивно впливати на продуктивність майже всіх застосунків, хоча в деяких випадках ефект незначний. Робота кеш-пам'яті зазвичай прозора для програміста, проте для її ефективного використання у деяких випадках застосовуються спеціальні алгоритмічні прийоми, які змінюють порядок обходу даних в ОЗП або підвищують їх локальність (наприклад, при блочному множенні матриць). Un cache de processeur est une antémémoire matérielle utilisée par l'unité centrale de traitement (CPU) d'un ordinateur pour réduire le coût moyen (temps ou énergie) de l’accès aux données de la mémoire principale. Un cache de processeur est une mémoire plus petite et plus rapide, située au plus près d'une unité centrale de traitement (ou d'un cœur de microprocesseur), qui stocke des copies des données à partir d'emplacements de la mémoire principale qui sont fréquemment utilisés avant leurs transmissions aux registres du processeur. La plupart des CPU ont différents caches indépendants, y compris des caches d'instructions et de données, où le cache de données est généralement organisé comme une hiérarchie de plusieurs niveaux d'antémémoire (L1, L2, L3, L4, etc.). Les caches de processeur font partie de la mémoire centrale tout comme les registres de processeur et la mémoire principale, ils sont essentiels au fonctionnement de l'ordinateur. Tous les processeurs (rapides) modernes, à quelques exceptions près, ont plusieurs niveaux de caches de processeur. Les premiers processeurs qui utilisaient un cache n'avaient qu'un seul niveau de cache ; contrairement aux caches de premier niveau ultérieurs, il n'était pas divisé en L1d (pour les données) et L1i (pour les instructions). Presque tous les CPU actuels avec des caches ont un cache L1 divisé. Ils ont également des caches L2 et pour les plus gros processeurs, des caches L3 également. Le cache L2 n'est généralement pas divisé et agit comme un référentiel commun pour le cache L1 déjà divisé. Chaque cœur d'un microprocesseur multi-cœur possède un cache L1 dédié et n'est généralement pas partagé entre les cœurs. Le cache L2 et les caches de niveau supérieur peuvent être partagés entre les cœurs. Le cache L4 est actuellement rare et se trouve généralement sur une sorte de mémoire vive dynamique (DRAM), plutôt que sur une mémoire vive statique à accès aléatoire (SRAM), sur un dé de circuit intégré ou une puce électronique séparée (exceptionnellement, un cache de type eDRAM peut être utilisé pour tous les niveaux de cache, jusqu'à L1). Historiquement, c'était également le cas avec le cache L1, alors que des puces plus grandes ont permis son intégration et généralement à tous les niveaux de cache, à l'exception peut-être du dernier niveau. Chaque niveau de cache supplémentaire est optimisé différemment et a tendance à être plus grand que le précédent. Il existe d'autres types de caches tels que le tampon de traduction (TLB) qui fait partie de l'unité de gestion mémoire (MMU) et qui équipe la plupart des CPU.
gold:hypernym
dbr:Cache
prov:wasDerivedFrom
wikipedia-en:CPU_cache?oldid=1123746058&ns=0
dbo:wikiPageLength
94486
foaf:isPrimaryTopicOf
wikipedia-en:CPU_cache
Subject Item
dbr:Address_space
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Celeron
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cell_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Thrashing_(computer_science)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Timsort
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Tremont_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Data-oriented_design
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Data_corruption
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Data_in_use
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Database_engine
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:WDC_65C816
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:WarpOS
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Weak_heap
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Westmere_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:WinChip
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:GameCube_technical_specifications
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Garbage_collection_(computer_science)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:HITAC_S-810
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Latency_oriented_processor_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Leaky_abstraction
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Linked_list
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_AMD_CPU_microarchitectures
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_AMD_FX_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_ARM_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Locality_of_reference
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Logical_address
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Microarchitecture_simulation
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Mini-Cartridge
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Minimig
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Nintendo_64_technical_specifications
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R8000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_K6-III
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:ARM_architecture_family
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:ASCI_Red
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:ATI_Rage_series
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DEC_Alpha
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Data_structure_alignment
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:DragonFly_BSD
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Dreamcast
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:EMac
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Alpha_21064
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Alpha_21164
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Alpha_21264
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Alpha_21364
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AltiVec
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Am386
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Am486
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Am5x86
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Espresso_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Exponential_Technology
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Flat_memory_model
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Fortran
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Barrel_processor
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Nimble_Storage
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Non-uniform_memory_access
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Nord-10
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:P6_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PCI_configuration_space
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PDP-10
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
n58:2E
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Packard_Bell_Statesman
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Centaur_Technology
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Central_processing_unit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Dinero_(cache_simulator)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Direct_memory_access
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Dirty_bit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:False_sharing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Floorplan_(microelectronics)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Goldmont
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Graphics_processing_unit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Judy_array
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Kentsfield_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Kilobyte
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Machine_code
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Multi-core_processor
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Software_incompatibility
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Thermal_cutoff
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Core_i9_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Pentium_4_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Pentium_III_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Comet_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Core-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Ice_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Rocket_Lake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_Xeon_processors_(Skylake-based)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Intel_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:List_of_Linux-supported_computer_architectures
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_disambiguation
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PA-RISC
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Page_replacement_algorithm
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Profiling_(computer_programming)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Quantum_Effect_Devices
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:RISC_Single_Chip
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Reliability,_availability_and_serviceability
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Remote_direct_memory_access
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Replay_system
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:1T-SRAM
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:2-choice_hashing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Grok
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Hardware_scout
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Harvard_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Hash_table
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Haswell_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Heapsort
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Address_translation
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Athlon
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Athlon_64
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Athlon_II
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Itanium
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Jaguar_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Back-side_bus
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Hyper-threading
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_400
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:RHPPC
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Write-once_(cache_coherence)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zilog_Z280
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Processor_design
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TRESOR
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Atari_Falcon
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Atari_MEGA_STE
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Atari_TT030
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Athlon_64_X2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_10h
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_K5
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_K6-2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_Phenom
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:AMD_Turion
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:ARM_Cortex-M
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Advanced_Power_Management
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Kaby_Lake
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:L1d
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L4_microkernel_family
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:LAPACK
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:LGA_2011
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Big_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sum-addressed_decoder
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Swap_(computer_programming)
rdfs:seeAlso
dbr:CPU_cache
Subject Item
dbr:Symbolics
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TRIPS_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Table_of_AMD_processors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Tag_RAM
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Hierarchical_storage_management
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TILE64
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Titan_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Trace_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TriMedia_(mediaprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Tukwila_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Xenon_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zen_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Reference_counting
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Socket_478
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Universal_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Threaded_code
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Direct_Rendering_Manager
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Discrete_Hartley_transform
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:3C
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Arteris
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Austek_Microsystems
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Martin_L._Kersten
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Bulldozer_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Bus_(computing)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:CAP_computer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Spectre_(security_vulnerability)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Classic_RISC_pipeline
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Fibonacci_search_technique
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Fifth_generation_of_video_game_consoles
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Exclusive_CPU_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Exclusive_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Data_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Data_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:I486
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_Blue_Gene
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBook
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IMac_G3
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IMac_G4
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IMac_G5
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Ice_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:In-place_matrix_transposition
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Instruction_set_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Core
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_Core_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Intel_DX2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Krait_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Microprocessor
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Microsoft_Surface
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Nano-RAM
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Nehalem_(microarchitecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Network_interface_controller
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:OPTi_Inc.
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Oak_Technology
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Optimizing_compiler
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Random-access_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Raspberry_Pi
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Reduced_instruction_set_computer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sega_Saturn
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Self-modifying_code
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Cache-line
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Cache_eviction
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Cache_flush
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Word_(computer_architecture)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:X86
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Xbox_technical_specifications
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Southbridge_(computing)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_cell_(computing)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_hierarchy
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Long_mode
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Loongson
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Loop_interchange
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MIPS_Magnum
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:MSI_protocol
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Machine-check_exception
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Machine_state_register
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Mali_(GPU)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory-level_parallelism
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_management_unit
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Richard_Mattson
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Stream_Processors,_Inc
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Synchronous_dynamic_random-access_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:System_on_a_chip
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Memory_scrubbing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Scratchpad_memory
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sequent_Computer_Systems
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Shellsort
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Valgrind
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Victim_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Virtual_address_(disambiguation)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Von_Neumann_architecture
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Vortex86
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Worst-case_execution_time
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Write_combining
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Inclusive_CPU_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Inclusive_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Ne-XVP
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Newer_Technology
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Write_buffer
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Last_Level_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Last_level_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Explicitly_parallel_instruction_computing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:External_memory_interface
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:I386
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IA-64
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_386SLC
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_A2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_Power_microprocessors
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_Rivina
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
n17:360_Model_195
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_z10
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_z13_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_z14_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_z196
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:IBM_zEC12_(microprocessor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:LLC_(disambiguation)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Level_1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Level_1_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Level_2_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Xserve
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Pipeline_burst_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:VAXft
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PlayStation_technical_specifications
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Roofline_model
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Row-_and_column-major_order
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Multi-level_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Multilevel_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Finite_field_arithmetic
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_600
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:NEC_SX-6
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:NEC_V60
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Xeon
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Scorpion_(processor)
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerPC_e500
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Precomputation
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Motorola_68040
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Motorola_88000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Performance_prediction
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:XScale
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PowerBook_3400c
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:TILEPro64
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zilog_Z80000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Zilog_Z800
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Micro-operation_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Instruction_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Nomadik
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:SPARC64_V
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R4000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Phase5
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:System_bus
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Transistor_count
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:UltraSPARC_T2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Wafer_testing
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:POWER1
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:POWER2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:PWRficient
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Panasonic_M2
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:R4600
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Register_file
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Virtual_memory_compression
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Ravi_Arimilli
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:SPARC_T3
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:VIA_C3
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:V-11
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:VAX_7000_and_VAX_10000
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Stealey
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Sun–Ni_law
dbo:wikiPageWikiLink
dbr:CPU_cache
Subject Item
dbr:Uop_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L1-Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L1_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L2-Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L2_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L2_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L3_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:L4_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Level_3_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:First-level_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Direct_mapped
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Discrete_L2_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:SmartCache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Processor_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:VIPT
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:VIVT
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:I_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Internal_and_external_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Internal_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Second-level_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Secondary_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:CPU_cache_line
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:CPU_caches
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:CPU_memory_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Cache_block
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Cache_lines
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Multi-ported_Cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:Shared_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
dbr:On-chip_cache
dbo:wikiPageWikiLink
dbr:CPU_cache
dbo:wikiPageRedirects
dbr:CPU_cache
Subject Item
wikipedia-en:CPU_cache
foaf:primaryTopic
dbr:CPU_cache