This HTML5 document contains 318 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dbpedia-dehttp://de.dbpedia.org/resource/
dctermshttp://purl.org/dc/terms/
yago-reshttp://yago-knowledge.org/resource/
n32https://web.archive.org/web/20060531094837/http:/www.xbitlabs.com/articles/cpu/display/
dbohttp://dbpedia.org/ontology/
foafhttp://xmlns.com/foaf/0.1/
dbpedia-kohttp://ko.dbpedia.org/resource/
dbpedia-huhttp://hu.dbpedia.org/resource/
dbpedia-eshttp://es.dbpedia.org/resource/
n21https://global.dbpedia.org/id/
yagohttp://dbpedia.org/class/yago/
dbthttp://dbpedia.org/resource/Template:
dbpedia-ruhttp://ru.dbpedia.org/resource/
dbpedia-ukhttp://uk.dbpedia.org/resource/
rdfshttp://www.w3.org/2000/01/rdf-schema#
freebasehttp://rdf.freebase.com/ns/
dbpedia-plhttp://pl.dbpedia.org/resource/
dbpedia-nohttp://no.dbpedia.org/resource/
dbpedia-fahttp://fa.dbpedia.org/resource/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
dbpedia-ithttp://it.dbpedia.org/resource/
wikipedia-enhttp://en.wikipedia.org/wiki/
dbpedia-frhttp://fr.dbpedia.org/resource/
dbpedia-zhhttp://zh.dbpedia.org/resource/
dbphttp://dbpedia.org/property/
dbchttp://dbpedia.org/resource/Category:
provhttp://www.w3.org/ns/prov#
xsdhhttp://www.w3.org/2001/XMLSchema#
goldhttp://purl.org/linguistics/gold/
wikidatahttp://www.wikidata.org/entity/
dbpedia-nlhttp://nl.dbpedia.org/resource/
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:Cascade_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Puma_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Rocket_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Sandy_Bridge
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Sapphire_Rapids
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:List_of_VIA_C7_microprocessors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_VIA_Eden_microprocessors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_VIA_Nano_microprocessors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_VIA_microprocessor_cores
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:MOVDDUP
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:X87
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Silvermont
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:List_of_Intel_Celeron_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_2_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_i3_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_i5_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_i7_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Pentium_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Broadwell-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Cascade_Lake-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Haswell-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Ivy_Bridge-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Kaby_Lake-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Nehalem-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Sandy_Bridge-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Yonah-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Mac_models_grouped_by_CPU_type
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Penryn_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Pentium_4
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Pentium_D
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intel_Atom
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Intel_Core_2
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intel_Ivy_Bridge–based_Xeon_microprocessors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intel_Sandy_Bridge-based_Xeon_microprocessors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Pentium
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Pentium_Dual-Core
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Comet_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Cooper_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Ryzen
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SETI@home
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:VIA_Nano
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Opteron
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Coffee_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Einstein@Home
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Emerald_Rapids
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Enthusiast_computing
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Epyc
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Golden_Cove
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Goldmont_Plus
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Google_Chrome
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Gracemont_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Swiftfox
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Athlon_64_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Athlon_II_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Athlon_X2_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Athlon_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Phenom_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Sempron_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Turion_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_accelerated_processing_units
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Bobcat_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Skylake_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Comparison_of_instruction_set_architectures
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:PNI
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Phenom_II
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Broadwell_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Celeron
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Transmeta
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Tremont_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Westmere_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Whiskey_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Willow_Cove
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:HLT_(x86_instruction)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Hackintosh
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_CPU_microarchitectures
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_FX_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_Opteron_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_AMD_mobile_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SSE3
rdf:type
yago:Device103183080 owl:Thing yago:Object100002684 yago:Chip103020034 yago:Conductor103088707 yago:Artifact100021939 yago:Microprocessor103760310 yago:PhysicalEntity100001930 yago:WikicatIntelMicroprocessors yago:Whole100003553 yago:SemiconductorDevice104171831 dbo:VideoGame yago:WikicatMicroprocessors yago:Instrumentality103575240
rdfs:label
SSE3 SSE3 SSE3 SSE3 SSE3 SSE3 SSE3 SSE3 Streaming SIMD Extensions 3 SSE3 SSE3
rdfs:comment
SSE3 Conocido por el nombre en código que le puso Intel, Prescott New Instructions (PNI) es la tercera generación de las instrucciones SSE para la arquitectura IA-32. Intel mostró las SSE3 a principios de 2004 con la revisión de su CPU Pentium 4 llamada Prescott. En abril de 2005 AMD sacó una parte del SSE3 en la revisión E (llamadas Venice y San Diego) de su CPU Athlon 64. SSE3 añade 13 nuevas instrucciones a SSE2. SSE3 (PNI — Prescott New Instruction) — третья версия SIMD-расширения Intel, потомок SSE, SSE2 и MMX. Впервые представлено 2 февраля 2004 года в ядре Prescott процессора Pentium 4. В 2005 AMD предложила свою реализацию SSE3 для процессоров Athlon 64 (ядра Venice, San Diego и Newark). Набор SSE3 содержит 13 инструкций: FISTTP (x87), MOVSLDUP (SSE), MOVSHDUP (SSE), MOVDDUP (SSE2), LDDQU (SSE/SSE2), ADDSUBPD (SSE), ADDSUBPD (SSE2), HADDPS (SSE), HSUBPS (SSE), HADDPD (SSE2), HSUBPD (SSE2), MONITOR (нет аналога в SSE3 для AMD), MWAIT (нет аналога в SSE3 для AMD). Streaming SIMD Extensions 3 (SSE3, oznaczany również przez firmę Intel jako Prescott New Instructions lub PNI) – zestaw instrukcji SIMD wykorzystywany w architekturze IA-32. Wcześniejsze zestawy SIMD stosowane na platformie x86, od najstarszej to: MMX, 3DNow! (używany tylko przez AMD), SSE i SSE2. SSE3 wprowadza 13 nowych rozkazów w stosunku do swojego poprzednika SSE2, są to: Intel wprowadził SSE3 2 lutego 2004 roku wraz z procesorem Pentium 4 Prescott, natomiast firma AMD w procesorach Athlon 64 od wersji E. SSE3, Streaming SIMD Extensions 3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 (x86) architecture. Intel introduced SSE3 in early 2004 with the Prescott revision of their Pentium 4 CPU. In April 2005, AMD introduced a subset of SSE3 in revision E (Venice and San Diego) of their Athlon 64 CPUs. The earlier SIMD instruction sets on the x86 platform, from oldest to newest, are MMX, 3DNow! (developed by AMD, but not supported by Intel processors), SSE, and SSE2. SSE3 contains 13 new instructions over SSE2. SSE3, connu aussi par son nom de code interne Prescott New Instructions (PNI), est la troisième génération du jeu d'instructions SSE pour l'architecture IA-32. Intel a introduit SSE3 au début de l'année 2004 avec la version Prescott de son processeur Pentium 4. En avril 2005, AMD a introduit un sous-ensemble de SSE3 dans la révision E de leur processeur Athlon 64 (Venice et San Diego). Leur jeu d'instructions SIMD pour la plate-forme x86, du plus ancien au plus récent, sont MMX, 3DNow! (développé par AMD), SSE et SSE2. SSE3(Streaming SIMD Extensions 3),又稱PNI(Prescott New Instructions),它指的是:在原有架構的處理器中,所第三次額外新增、添加的多媒體指令集,之前的兩次分別是SSE、SSE2。 SSE3是Intel公司所其原有IA-32架構的處理器所研創,並在2004年初的新款Pentium 4(P4E,Prescott核心)處理器中使用,之後2005年4月AMD公司也發表具備部分SSE3功效的處理器:Athlon 64(E3步進核心),此後的x86處理器也幾乎都具備SSE3的新指令集功能。 此外,在SSE3提出之前,x86架構的處理器先後已有多種多媒體指令集被提創與使用,先後順序大致是Intel MMX、AMD 3DNow!、Intel SSE、Intel SSE2等。 附帶一提的是,SSE3比在它之前的SSE2增加13條新指令。 인텔 코드이름 프레스캇 신규 명령어(Prescott New Instructions)로 알려진 SSE3는 IA-32용 3번째 SSE명령어 집합이다. 인텔은 SSE3를 펜티엄 4 CPU인 프레스캇과 함께 2004년 초에 발표를 하였다. 2005년 4월에 AMD는 애슬론 64 CPU의 버전 E(베니스와 샌 디에고)에서 SSE3의 일부를 발표하였다. x86플랫폼에서의 이전 SIMD명령어 집합은 시간순으로 MMX (명령어 집합), 3DNow! (AMD에 의해 개발), SSE 그리고 SSE2이다. SSE3는 SSE2대비 13개의 새로운 명령어가 포함되어 있다. SSE3 (conosciuto anche con il nome di Prescott New Instructions o PNI) è un instruction set SIMD dell'architettura IA-32, sviluppato da Intel, che estende la precedente versione (SSE2). I primi set SIMD sulle piattaforme x86 sono stati l'MMX, e il 3DNow! (usato solo da parte di AMD), e successivamente SSE e SSE2. Intel ha introdotto le istruzioni SSE3 agli inizi del 2004 con il Pentium 4 basato sul core Prescott, mentre AMD ha provveduto a implementarne il supporto nei suoi Athlon 64, attraverso la "revision" E, solo nell'aprile 2005. De SSE3 uitbreiding op de IA-32 SSE2 instructieset is door Intel ontwikkeld en begin 2004 voor het eerst gebruikt in de Prescott herziening van de Pentium 4 processor van dit bedrijf. AMD introduceerde later een subset van SSE3 in revisie E (Venetië en San Diego) van hun Athlon processoren. Die Streaming SIMD Extensions 3 (kurz SSE3) ist die zweite Erweiterung des SSE-Befehlssatzes. Sie ist auch unter dem Intel-Codenamen Prescott New Instructions (PNI) bekannt, da sie zuerst bei der Prescott-Variante des Pentium 4 ab Frühjahr 2004 verwendet wurde. AMD unterstützt diese Erweiterungen seit April 2005 und führte diese mit den E-Steppings beim Athlon 64, Opteron und Sempron ein. VIA bzw. Centaur unterstützen mit dem C7 ebenfalls die neuen Befehle. SSE3 erweitert den SSE2-Befehlssatz um 13 neue Instruktionen: SSE3 (англ. Streaming SIMD Extensions 3, потокове SIMD-розширення процесора, також відоме як PNI(Prescott New Instruction)) — це SIMD (англ. Single Instruction, Multiple Data, Одна інструкція — багато даних) набір інструкцій, розроблених Intel, і представлених 2 лютого 2004 року у ядрі Prescott процесора Pentium 4. У 2005 AMD представила свою реалізацію SSE3 для процесорів Athlon 64.
owl:differentFrom
dbr:SSSE3
dcterms:subject
dbc:SIMD_computing dbc:X86_instructions
dbo:wikiPageID
494502
dbo:wikiPageRevisionID
1112081396
dbo:wikiPageWikiLink
dbr:Pentium_4 dbr:Pentium_D dbr:3DNow! dbr:Pentium_Extreme_Edition dbr:AMD_Turion dbr:VIA_C7 dbr:Streaming_SIMD_Extensions dbr:AMD_FX dbr:Celeron dbr:Athlon_64 dbr:Transmeta_Efficeon dbr:Opteron dbr:AMD_Accelerated_Processing_Unit dbr:Intel dbr:3D_computer_graphics dbr:Intel_Atom dbr:SSE2 dbr:NetBurst_(microarchitecture) dbr:Digital_signal_processing dbr:Celeron_D dbr:Zen_(microarchitecture) dbc:SIMD_computing dbr:Centaur_Technology dbc:X86_instructions dbr:IA-32 dbr:X86 dbr:Intel_Core dbr:MMX_(instruction_set) dbr:Phenom_64_X2 dbr:MOVDDUP dbr:Sempron dbr:Xeon dbr:VIA_Technologies dbr:Instruction_pipeline dbr:SIMD dbr:VIA_Nano dbr:Hyper-threading dbr:AMD_10h dbr:Athlon_64_X2 dbr:Pentium dbr:Pentium_Dual-Core dbr:AMD
dbo:wikiPageExternalLink
n32:prescott_10.html
owl:sameAs
dbpedia-hu:SSE3 dbpedia-ru:SSE3 wikidata:Q1152888 dbpedia-no:SSE3 dbpedia-es:SSE3 dbpedia-uk:SSE3 dbpedia-ko:SSE3 dbpedia-zh:SSE3 dbpedia-fr:SSE3 n21:DJXv yago-res:SSE3 dbpedia-fa:SSE3 dbpedia-it:SSE3 dbpedia-nl:SSE3 dbpedia-pl:SSE3 dbpedia-de:Streaming_SIMD_Extensions_3 freebase:m.02h6lw
dbp:wikiPageUsesTemplate
dbt:Unreferenced dbt:Multimedia_extensions dbt:Distinguish
dbo:abstract
SSE3, connu aussi par son nom de code interne Prescott New Instructions (PNI), est la troisième génération du jeu d'instructions SSE pour l'architecture IA-32. Intel a introduit SSE3 au début de l'année 2004 avec la version Prescott de son processeur Pentium 4. En avril 2005, AMD a introduit un sous-ensemble de SSE3 dans la révision E de leur processeur Athlon 64 (Venice et San Diego). Leur jeu d'instructions SIMD pour la plate-forme x86, du plus ancien au plus récent, sont MMX, 3DNow! (développé par AMD), SSE et SSE2. Streaming SIMD Extensions 3 (SSE3, oznaczany również przez firmę Intel jako Prescott New Instructions lub PNI) – zestaw instrukcji SIMD wykorzystywany w architekturze IA-32. Wcześniejsze zestawy SIMD stosowane na platformie x86, od najstarszej to: MMX, 3DNow! (używany tylko przez AMD), SSE i SSE2. SSE3 wprowadza 13 nowych rozkazów w stosunku do swojego poprzednika SSE2, są to: * FISTTP – do konwersji liczb zmiennoprzecinkowych do całkowitych * ADDSUBPS, ADDSUBPD, MOVSLDUP, MOVSHDUP, MOVDDUP – do arytmetyki zespolonej * LDDQU – do kodowania wideo * HADDPS, HSUBPS, HADDPD, HSUBPD – do grafiki (SIMD FP/AOS) * MONITOR, MWAIT – do synchronizacji wątków Intel wprowadził SSE3 2 lutego 2004 roku wraz z procesorem Pentium 4 Prescott, natomiast firma AMD w procesorach Athlon 64 od wersji E. SSE3 (PNI — Prescott New Instruction) — третья версия SIMD-расширения Intel, потомок SSE, SSE2 и MMX. Впервые представлено 2 февраля 2004 года в ядре Prescott процессора Pentium 4. В 2005 AMD предложила свою реализацию SSE3 для процессоров Athlon 64 (ядра Venice, San Diego и Newark). Набор SSE3 содержит 13 инструкций: FISTTP (x87), MOVSLDUP (SSE), MOVSHDUP (SSE), MOVDDUP (SSE2), LDDQU (SSE/SSE2), ADDSUBPD (SSE), ADDSUBPD (SSE2), HADDPS (SSE), HSUBPS (SSE), HADDPD (SSE2), HSUBPD (SSE2), MONITOR (нет аналога в SSE3 для AMD), MWAIT (нет аналога в SSE3 для AMD). Наиболее заметное изменение — возможность горизонтальной работы с регистрами. Если говорить более конкретно, добавлены команды сложения и вычитания нескольких значений, хранящихся в одном регистре. Эти команды упростили ряд DSP- и 3D-операций.Существует также новая команда для преобразования значений с плавающей точкой в целые без необходимости вносить изменения в глобальном режиме округления. Google Chrome начиная с версии 89 требует наличия этих инструкций SSE3, Streaming SIMD Extensions 3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 (x86) architecture. Intel introduced SSE3 in early 2004 with the Prescott revision of their Pentium 4 CPU. In April 2005, AMD introduced a subset of SSE3 in revision E (Venice and San Diego) of their Athlon 64 CPUs. The earlier SIMD instruction sets on the x86 platform, from oldest to newest, are MMX, 3DNow! (developed by AMD, but not supported by Intel processors), SSE, and SSE2. SSE3 contains 13 new instructions over SSE2. SSE3 (англ. Streaming SIMD Extensions 3, потокове SIMD-розширення процесора, також відоме як PNI(Prescott New Instruction)) — це SIMD (англ. Single Instruction, Multiple Data, Одна інструкція — багато даних) набір інструкцій, розроблених Intel, і представлених 2 лютого 2004 року у ядрі Prescott процесора Pentium 4. У 2005 AMD представила свою реалізацію SSE3 для процесорів Athlon 64. Набір SSE3 містить 13 інструкцій: FISTTP (x87), MOVSLDUP (SSE), MOVSHDUP (SSE), MOVDDUP (SSE2), LDDQU (SSE/SSE2), ADDSUBPD (SSE), ADDSUBPD (SSE2), HADDPS (SSE), HSUBPS (SSE), HADDPD (SSE2), HSUBPD (SSE2), MONITOR (аналога у реалізації SSE3 від AMD немає), MWAIT (також відсутній у реалізації SSE3 від AMD). De SSE3 uitbreiding op de IA-32 SSE2 instructieset is door Intel ontwikkeld en begin 2004 voor het eerst gebruikt in de Prescott herziening van de Pentium 4 processor van dit bedrijf. AMD introduceerde later een subset van SSE3 in revisie E (Venetië en San Diego) van hun Athlon processoren. De meest opvallende verandering ten opzichte van SSE2 is de mogelijkheid om horizontaal te werken in een register, in tegenstelling tot de strikt verticale werking van alle voorgaande SSE-instructies. Instructies om op te tellen en af te trekken van meerdere waarden die zijn opgeslagen in een enkel register zijn toegevoegd. Deze instructies vereenvoudigen de uitvoering van een aantal DSP en 3D operaties. 인텔 코드이름 프레스캇 신규 명령어(Prescott New Instructions)로 알려진 SSE3는 IA-32용 3번째 SSE명령어 집합이다. 인텔은 SSE3를 펜티엄 4 CPU인 프레스캇과 함께 2004년 초에 발표를 하였다. 2005년 4월에 AMD는 애슬론 64 CPU의 버전 E(베니스와 샌 디에고)에서 SSE3의 일부를 발표하였다. x86플랫폼에서의 이전 SIMD명령어 집합은 시간순으로 MMX (명령어 집합), 3DNow! (AMD에 의해 개발), SSE 그리고 SSE2이다. SSE3는 SSE2대비 13개의 새로운 명령어가 포함되어 있다. Die Streaming SIMD Extensions 3 (kurz SSE3) ist die zweite Erweiterung des SSE-Befehlssatzes. Sie ist auch unter dem Intel-Codenamen Prescott New Instructions (PNI) bekannt, da sie zuerst bei der Prescott-Variante des Pentium 4 ab Frühjahr 2004 verwendet wurde. AMD unterstützt diese Erweiterungen seit April 2005 und führte diese mit den E-Steppings beim Athlon 64, Opteron und Sempron ein. VIA bzw. Centaur unterstützen mit dem C7 ebenfalls die neuen Befehle. SSE3 ist eine erneute Erweiterung des SIMD-Befehlssatzes für die x86-Architektur (genauer die IA-32-Prozessorarchitektur). Die vorherigen Erweiterungen waren MMX, 3DNow, SSE und SSE2. SSE3 erweitert den SSE2-Befehlssatz um 13 neue Instruktionen: * fisttp zur Wandelung von Gleitkommazahlen in ganze Zahlen * addsubps, addsubpd, movsldup, movshdup, movddup für komplexe Arithmetik * lddqu zur Video-Kodierung * haddps, hsubps, haddpd, hsubpd zur Unterstützung der Grafik-Aufbereitung * monitor, mwait zur Thread-Kommunikation Die Unterstützung der letzten beiden Befehle muss mittels CPUID-Instruktion explizit geprüft werden, da sie Mehrkernprozessoren bzw. Hyper-Threading fähige CPUs voraussetzen. Die auffälligste Erweiterung ist die Ermöglichung von horizontaler Addition und Subtraktion in einem Register, die schon bei 3DNow möglich war. Dies vereinfacht die Programmierung von DSP- und 3D-Funktionen, während in den vorhergehenden SSE-Versionen mehr oder weniger nur vertikale Operationen möglich waren. SSE3 Conocido por el nombre en código que le puso Intel, Prescott New Instructions (PNI) es la tercera generación de las instrucciones SSE para la arquitectura IA-32. Intel mostró las SSE3 a principios de 2004 con la revisión de su CPU Pentium 4 llamada Prescott. En abril de 2005 AMD sacó una parte del SSE3 en la revisión E (llamadas Venice y San Diego) de su CPU Athlon 64. SSE3 añade 13 nuevas instrucciones a SSE2. SSE3 (conosciuto anche con il nome di Prescott New Instructions o PNI) è un instruction set SIMD dell'architettura IA-32, sviluppato da Intel, che estende la precedente versione (SSE2). I primi set SIMD sulle piattaforme x86 sono stati l'MMX, e il 3DNow! (usato solo da parte di AMD), e successivamente SSE e SSE2. Intel ha introdotto le istruzioni SSE3 agli inizi del 2004 con il Pentium 4 basato sul core Prescott, mentre AMD ha provveduto a implementarne il supporto nei suoi Athlon 64, attraverso la "revision" E, solo nell'aprile 2005. Il set SSE3 originale aggiunge 13 nuove istruzioni rispetto al predecessore SSE2; la più rivoluzionaria di queste istruzioni consente di lavorare orizzontalmente in un registro in contrapposizione con quanto avveniva precedentemente in cui era possibile solo verticalmente. Più precisamente, sono state aggiunte le istruzioni per sommare e sottrarre i molteplici valori memorizzati in un singolo registro. Tali istruzioni semplificano l'implementazione di un gran numero di operazioni DSP e 3D. È inoltre presente una nuova istruzione per convertire i numeri a virgola mobile in interi senza interferire con il normale flusso dell'elaborazione della CPU, quindi senza creare stalli nella pipeline. Nel 2006, con il lancio dell'architettura Intel Core Microarchitecture è stata lanciata sul mercato un'evoluzione del set SSE3, chiamato SSSE3 che aggiunge altre 32 istruzioni e ottimizza una serie di aspetti del set originale. SSE3(Streaming SIMD Extensions 3),又稱PNI(Prescott New Instructions),它指的是:在原有架構的處理器中,所第三次額外新增、添加的多媒體指令集,之前的兩次分別是SSE、SSE2。 SSE3是Intel公司所其原有IA-32架構的處理器所研創,並在2004年初的新款Pentium 4(P4E,Prescott核心)處理器中使用,之後2005年4月AMD公司也發表具備部分SSE3功效的處理器:Athlon 64(E3步進核心),此後的x86處理器也幾乎都具備SSE3的新指令集功能。 此外,在SSE3提出之前,x86架構的處理器先後已有多種多媒體指令集被提創與使用,先後順序大致是Intel MMX、AMD 3DNow!、Intel SSE、Intel SSE2等。 附帶一提的是,SSE3比在它之前的SSE2增加13條新指令。
gold:hypernym
dbr:Iteration
prov:wasDerivedFrom
wikipedia-en:SSE3?oldid=1112081396&ns=0
dbo:wikiPageLength
4499
foaf:isPrimaryTopicOf
wikipedia-en:SSE3
Subject Item
dbr:VIA_C7
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:X86_assembly_language
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Alder_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:3DNow!
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:FLOPS
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:P6_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:FastCode
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Goldmont
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Google_Chrome_version_history
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Atom_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_M_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_i9_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Core_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Pentium_4_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Pentium_D_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Core-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(NetBurst-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_Xeon_processors_(Skylake-based)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:List_of_Intel_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Haswell_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Athlon_64
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Athlon_II
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Athlon_X4
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intrinsic_function
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Ivy_Bridge_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Jaguar_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SSSE3
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Arrandale
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Athlon_64_X2
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:AMD_10h
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:AMD_FX
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:AMD_Phenom
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:AMD_Turion
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:KFRlib
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Kaby_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:LGA_2011
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Bloomfield_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Sunny_Cove_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Swiftweasel
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Table_of_AMD_processors
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Yonah_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Bonnell_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:CPUID
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Clarkdale_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Clarksfield_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Integrated_Performance_Primitives
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intel_C++_Compiler
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Intel_Core
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Intel_Core_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Nehalem_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:NetBurst_(microarchitecture)
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:OpenCL
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Cannon_Lake_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Raptor_Lake
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:X86
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:X86-64
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:X86_instruction_listings
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Lynnfield_(microprocessor)
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Streaming_SIMD_Extensions
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Visual_Instruction_Set
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Gulftown
dbo:wikiPageWikiLink
dbr:SSE3
dbp:arch
dbr:SSE3
Subject Item
dbr:Sempron
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Firefox_version_history
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Socket_AM2
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Sierra_Forest
dbo:wikiPageWikiLink
dbr:SSE3
dbp:extensions
dbr:SSE3
Subject Item
dbr:Single_instruction,_multiple_data
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SWAR
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SSE_3
dbo:wikiPageWikiLink
dbr:SSE3
dbo:wikiPageRedirects
dbr:SSE3
Subject Item
dbr:Socket_939
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:SSE2
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Tolapai
dbo:wikiPageWikiLink
dbr:SSE3
Subject Item
dbr:Prescott_New_Instructions
dbo:wikiPageWikiLink
dbr:SSE3
dbo:wikiPageRedirects
dbr:SSE3
Subject Item
wikipedia-en:SSE3
foaf:primaryTopic
dbr:SSE3