This HTML5 document contains 40 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

Prefix	IRI
dcterms	http://purl.org/dc/terms/
n18	http://www.cypress.com/documentation/application-notes/
dbo	http://dbpedia.org/ontology/
foaf	http://xmlns.com/foaf/0.1/
n15	https://global.dbpedia.org/id/
dbt	http://dbpedia.org/resource/Template:
rdfs	http://www.w3.org/2000/01/rdf-schema#
freebase	http://rdf.freebase.com/ns/
dbpedia-fi	http://fi.dbpedia.org/resource/
rdf	http://www.w3.org/1999/02/22-rdf-syntax-ns#
owl	http://www.w3.org/2002/07/owl#
wikipedia-en	http://en.wikipedia.org/wiki/
dbp	http://dbpedia.org/property/
dbc	http://dbpedia.org/resource/Category:
prov	http://www.w3.org/ns/prov#
xsdh	http://www.w3.org/2001/XMLSchema#
gold	http://purl.org/linguistics/gold/
wikidata	http://www.wikidata.org/entity/
dbr	http://dbpedia.org/resource/

Statements

Subject Item

dbr:List_of_computing_and_IT_abbreviations

dbo:wikiPageWikiLink

dbr:Quad_Data_Rate_SRAM

Subject Item

dbr:Static_random-access_memory

dbo:wikiPageWikiLink

dbr:Quad_Data_Rate_SRAM

Subject Item

dbr:QDR

dbo:wikiPageWikiLink

dbr:Quad_Data_Rate_SRAM

dbo:wikiPageDisambiguates

dbr:Quad_Data_Rate_SRAM

Subject Item

dbr:Quad_Data_Rate_SRAM

rdf:type

dbo:Company

rdfs:label

Quad Data Rate SRAM

rdfs:comment

Quad Data Rate (QDR) SRAM is a type of static RAM computer memory that can transfer up to four words of data in each clock cycle. Like Double Data-Rate (DDR) SDRAM, QDR SRAM transfers data on both rising and falling edges of the clock signal. The main purpose of this capability is to enable reads and writes to occur at high clock frequencies without the loss of bandwidth due to bus-turnaround cycles incurred in DDR SRAM. QDR SRAM uses two clocks, one for read data and one for write data and has separate read and write data buses (also known as Separate I/O), whereas DDR SRAM uses a single clock and has a single common data bus used for both reads and writes (also known as Common I/O). This helps to eliminate problems caused by the propagation delay of the clock wiring, and allows the illus

dcterms:subject

dbc:Computer_memory

dbo:wikiPageID

1001218

dbo:wikiPageRevisionID

1087724095

dbo:wikiPageWikiLink

dbr:Clock_signal dbr:Computer_memory dbr:DDR_SDRAM dbr:NEC dbr:Telecommunication dbr:Cypress_Semiconductor dbr:Samsung dbr:Computer_network dbr:Data dbr:Renesas dbr:Integrated_Device_Technology dbr:Micron_Technology dbc:Computer_memory dbr:Static_RAM

dbo:wikiPageExternalLink

n18:an4065-qdr-ii-qdr-ii-ddr-ii-and-ddr-ii-design-guide

owl:sameAs

freebase:m.03y5yg dbpedia-fi:QDR_SDRAM n15:4ttB2 wikidata:Q7268276

dbp:wikiPageUsesTemplate

dbt:Citation_needed

dbo:abstract

Quad Data Rate (QDR) SRAM is a type of static RAM computer memory that can transfer up to four words of data in each clock cycle. Like Double Data-Rate (DDR) SDRAM, QDR SRAM transfers data on both rising and falling edges of the clock signal. The main purpose of this capability is to enable reads and writes to occur at high clock frequencies without the loss of bandwidth due to bus-turnaround cycles incurred in DDR SRAM. QDR SRAM uses two clocks, one for read data and one for write data and has separate read and write data buses (also known as Separate I/O), whereas DDR SRAM uses a single clock and has a single common data bus used for both reads and writes (also known as Common I/O). This helps to eliminate problems caused by the propagation delay of the clock wiring, and allows the illusion of concurrent reads and writes (as seen on the bus, although internally the memory still has a conventional single port - operations are pipelined but sequential). When all data I/O signals are accounted, QDR SRAM is not 2x faster than DDR SRAM but is 100% efficient when reads and writes are interleaved. In contrast, DDR SRAM is most efficient when only one request type is continually repeated, e.g. only read cycles. When write cycles are interleaved with read cycles, one or more cycles are lost for bus turnaround to avoid data contention, which reduces bus efficiency. Most SRAM manufacturers constructed QDR and DDR SRAM using the same physical silicon, differentiated by a post-manufacturing selection (e.g. blowing a fuse on chip). QDR SRAM was designed for high-speed communications and networking applications, where data throughput is more important than cost, power efficiency or density. The technology was created by Micron and Cypress, later followed by IDT, then NEC, Samsung and Renesas. Quad Data Rate II+ Memory is currently being designed by Cypress Semiconductor for Radiation Hardened Environments.

gold:hypernym

dbr:Memory

prov:wasDerivedFrom

wikipedia-en:Quad_Data_Rate_SRAM?oldid=1087724095&ns=0

dbo:wikiPageLength

3307

foaf:isPrimaryTopicOf

wikipedia-en:Quad_Data_Rate_SRAM

Subject Item

dbr:QDR_SRAM

dbo:wikiPageWikiLink

dbr:Quad_Data_Rate_SRAM

dbo:wikiPageRedirects

dbr:Quad_Data_Rate_SRAM

Subject Item

dbr:Quad_Data_Rate_SDRAM

dbo:wikiPageWikiLink

dbr:Quad_Data_Rate_SRAM

dbo:wikiPageRedirects

dbr:Quad_Data_Rate_SRAM

Subject Item

wikipedia-en:Quad_Data_Rate_SRAM

foaf:primaryTopic

dbr:Quad_Data_Rate_SRAM