This HTML5 document contains 26 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
dbohttp://dbpedia.org/ontology/
n14http://dbpedia.org/resource/File:
foafhttp://xmlns.com/foaf/0.1/
n9https://global.dbpedia.org/id/
dbthttp://dbpedia.org/resource/Template:
rdfshttp://www.w3.org/2000/01/rdf-schema#
freebasehttp://rdf.freebase.com/ns/
n4http://commons.wikimedia.org/wiki/Special:FilePath/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
owlhttp://www.w3.org/2002/07/owl#
wikipedia-enhttp://en.wikipedia.org/wiki/
dbphttp://dbpedia.org/property/
provhttp://www.w3.org/ns/prov#
dbchttp://dbpedia.org/resource/Category:
xsdhhttp://www.w3.org/2001/XMLSchema#
wikidatahttp://www.wikidata.org/entity/
dbrhttp://dbpedia.org/resource/

Statements

Subject Item
dbr:Embedded_Supercomputing
rdfs:label
Embedded Supercomputing
rdfs:comment
Embedded Supercomputing (EmbSup) a relatively new solution which targets fine grain and coarse grain parallelism altogether. This combination thought to be a best way for exploiting fine and coarse grain parallelism by targeting fine grain parallelism towards FPGAs and coarse grained parallelism towards super computers or clusters. Basically Embedded Supercomputing is a hybrid network of CPU and FPGA hardware, where FPGA acts as external co-processor to CPU. However, this programming model is still evolving and has many challenges.
foaf:depiction
n4:Embedded_SC.jpg
dcterms:subject
dbc:Supercomputing
dbo:wikiPageID
22049454
dbo:wikiPageRevisionID
943556723
dbo:wikiPageWikiLink
dbr:Parallel_programming_model dbr:Granularity dbr:Field-programmable_gate_array n14:Embedded_SC.JPG dbr:Parallel_computing dbc:Supercomputing dbr:Coprocessor
owl:sameAs
n9:4k5fJ freebase:m.05p3f43 wikidata:Q5369991
dbp:wikiPageUsesTemplate
dbt:Comp-hardware-stub dbt:Reflist dbt:Refimprove
dbo:thumbnail
n4:Embedded_SC.jpg?width=300
dbo:abstract
Embedded Supercomputing (EmbSup) a relatively new solution which targets fine grain and coarse grain parallelism altogether. This combination thought to be a best way for exploiting fine and coarse grain parallelism by targeting fine grain parallelism towards FPGAs and coarse grained parallelism towards super computers or clusters. Basically Embedded Supercomputing is a hybrid network of CPU and FPGA hardware, where FPGA acts as external co-processor to CPU. However, this programming model is still evolving and has many challenges.
prov:wasDerivedFrom
wikipedia-en:Embedded_Supercomputing?oldid=943556723&ns=0
dbo:wikiPageLength
1235
foaf:isPrimaryTopicOf
wikipedia-en:Embedded_Supercomputing
Subject Item
dbr:Granularity
rdfs:seeAlso
dbr:Embedded_Supercomputing
Subject Item
wikipedia-en:Embedded_Supercomputing
foaf:primaryTopic
dbr:Embedded_Supercomputing