About: Timing closure

An Entity of Type: Election, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

The Timing closure in VLSI design and electronics engineering is the process by which a logic design of a clocked synchronous circuit consisting of primitive elements such as combinatorial logic gates (<a href="/wiki/AND_gate" title="AND gate">AND</a>, <a href="/wiki/OR_gate" title="OR gate">OR</a>, <a href="/wiki/Inverter_(logic_gate)" title="Inverter (logic gate)">NOT</a>, <a href="/wiki/NAND_gate" title="NAND gate">NAND</a>, <a href="/wiki/NOR_gate" title="NOR gate">NOR</a>, etc.) and sequential logic gates (flip flops, latches, memories) is modified to meet its timing requirements. Unlike in a computer program where there is no explicit delay to perform a calculation, logic circuits have intrinsic and well defined delays to propagate inputs to outputs.

Property Value
dbo:abstract
  • The Timing closure in VLSI design and electronics engineering is the process by which a logic design of a clocked synchronous circuit consisting of primitive elements such as combinatorial logic gates (<a href="/wiki/AND_gate" title="AND gate">AND</a>, <a href="/wiki/OR_gate" title="OR gate">OR</a>, <a href="/wiki/Inverter_(logic_gate)" title="Inverter (logic gate)">NOT</a>, <a href="/wiki/NAND_gate" title="NAND gate">NAND</a>, <a href="/wiki/NOR_gate" title="NOR gate">NOR</a>, etc.) and sequential logic gates (flip flops, latches, memories) is modified to meet its timing requirements. Unlike in a computer program where there is no explicit delay to perform a calculation, logic circuits have intrinsic and well defined delays to propagate inputs to outputs. (en)
  • 时序收敛（英語：Timing closure）是现场可编程逻辑门阵列、特殊應用積體電路等集成电路设计过程中，调整、修改设计，从而使得所设计的电路满足时序要求的过程。为了完成上述过程，工程师常常需要在电子设计自动化工具辅助下工作。“时序收敛”一词有时也用于表达这些要求最终被满足的状态。 (zh)
dbo:wikiPageExternalLink
dbo:wikiPageID
  • 7024370 (xsd:integer)
dbo:wikiPageLength
  • 5400 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID
  • 1122754300 (xsd:integer)
dbo:wikiPageWikiLink
dbp:wikiPageUsesTemplate
dcterms:subject
gold:hypernym
rdf:type
rdfs:comment
  • The Timing closure in VLSI design and electronics engineering is the process by which a logic design of a clocked synchronous circuit consisting of primitive elements such as combinatorial logic gates (<a href="/wiki/AND_gate" title="AND gate">AND</a>, <a href="/wiki/OR_gate" title="OR gate">OR</a>, <a href="/wiki/Inverter_(logic_gate)" title="Inverter (logic gate)">NOT</a>, <a href="/wiki/NAND_gate" title="NAND gate">NAND</a>, <a href="/wiki/NOR_gate" title="NOR gate">NOR</a>, etc.) and sequential logic gates (flip flops, latches, memories) is modified to meet its timing requirements. Unlike in a computer program where there is no explicit delay to perform a calculation, logic circuits have intrinsic and well defined delays to propagate inputs to outputs. (en)
  • 时序收敛（英語：Timing closure）是现场可编程逻辑门阵列、特殊應用積體電路等集成电路设计过程中，调整、修改设计，从而使得所设计的电路满足时序要求的过程。为了完成上述过程，工程师常常需要在电子设计自动化工具辅助下工作。“时序收敛”一词有时也用于表达这些要求最终被满足的状态。 (zh)
rdfs:label
  • Timing closure (en)
  • 时序收敛 (zh)
owl:sameAs
prov:wasDerivedFrom
foaf:isPrimaryTopicOf
is dbo:wikiPageRedirects of
is dbo:wikiPageWikiLink of
is foaf:primaryTopic of
Powered by OpenLink Virtuoso    This material is Open Knowledge     W3C Semantic Web Technology     This material is Open Knowledge    Valid XHTML + RDFa
This content was extracted from Wikipedia and is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License