Static Timing Analysis (STA) is a method of computing the expected timing of a digital circuit without requiring simulation. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Gauging the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.

PropertyValue
dbpprop:abstract
  • Static Timing Analysis (STA) is a method of computing the expected timing of a digital circuit without requiring simulation. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Gauging the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps. Moreover, delay calculation must be incorporated into the inner loop of timing optimizers at various phases of design, such as logic synthesis, layout, and in in-place optimizations performed late in the design cycle. While such timing measurements can theoretically be performed using a rigorous circuit simulation, such an approach is liable to be too slow to be practical. Static timing analysis plays a vital role in facilitating the fast and reasonably accurate measurement of circuit timing. The speedup appears due to the use of simplified delay models, and on account of the fact that its ability to consider the effects of logical interactions between signals is limited. Nevertheless, it has become a mainstay of design over the last few decades; one of the earliest descriptions of a static timing approach was published in the 1970s.
  • L'analyse temporelle statique est un méthode d'évaluation de la fréquence de fonctionnement d'un circuit intégré. Contrairement à l'analyse dynamique, elle ne nécessite pas l'usage de vecteur de test ni de simulation. Elle repose sur le calcul et l'addition des délais de chaque porte logique élémentaire d'un circuit. L'analyse temporelle statique permet de calculer le plus long chemin logique d'un circuit, le chemin critique. En outre, elle permet de vérifier que les données reçues par un élément synchrone sont stables au moment ou celui ci reçoit un coup d'horloge. Ceci permet d'éviter des erreurs de hold ou de setup. Cette méthode est plus généralement désignée par son acronyme STA, pour static timing analysis
  • Статический временной анализ (СВА) - это метод расчета временных параметров СБИС, не требующий полноценного электрического моделирования работы схемы.
dbpprop:hasPhotoCollection
dbpprop:reference
rdf:type
rdfs:comment
  • Static Timing Analysis (STA) is a method of computing the expected timing of a digital circuit without requiring simulation. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Gauging the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.
  • L'analyse temporelle statique est un méthode d'évaluation de la fréquence de fonctionnement d'un circuit intégré. Contrairement à l'analyse dynamique, elle ne nécessite pas l'usage de vecteur de test ni de simulation. Elle repose sur le calcul et l'addition des délais de chaque porte logique élémentaire d'un circuit. L'analyse temporelle statique permet de calculer le plus long chemin logique d'un circuit, le chemin critique.
  • Статический временной анализ (СВА) - это метод расчета временных параметров СБИС, не требующий полноценного электрического моделирования работы схемы.
rdfs:label
  • Static timing analysis
  • Analyse temporelle statique
  • Статический временной анализ
owl:sameAs
skos:subject
foaf:page
is dbpprop:redirect of
is owl:sameAs of