The first Pentium microprocessor was introduced by Intel on March 22, 1993. Dubbed P5, its microarchitecture was the fifth generation for Intel, and the first superscalar IA-32 microarchitecture. As a direct extension of the 80486 architecture, it included dual integer pipelines, a faster floating-point unit, wider data bus, separate code and data caches and features for further reduced address calculation latency. In 1996, the Pentium with MMX Technology (often simply referred to as Pentium MMX) was introduced with the same basic microarchitecture complemented with an MMX instruction set, larger caches, and some other enhancements.

Property Value
dbo:abstract
  • The first Pentium microprocessor was introduced by Intel on March 22, 1993. Dubbed P5, its microarchitecture was the fifth generation for Intel, and the first superscalar IA-32 microarchitecture. As a direct extension of the 80486 architecture, it included dual integer pipelines, a faster floating-point unit, wider data bus, separate code and data caches and features for further reduced address calculation latency. In 1996, the Pentium with MMX Technology (often simply referred to as Pentium MMX) was introduced with the same basic microarchitecture complemented with an MMX instruction set, larger caches, and some other enhancements. The P5 Pentium competitors included the Motorola 68060 and the PowerPC 601 as well as the SPARC, MIPS, and Alpha microprocessor families, most of which also used a superscalar in-order dual instruction pipeline configuration at some time. Intel's Larrabee multicore architecture project uses a processor core derived from a P5 core (P54C), augmented by multithreading, 64-bit instructions, and a 16-wide vector processing unit. Intel's low-powered Bonnell microarchitecture employed in Atom processor cores also uses an in-order dual pipeline similar to P5. (en)
  • L'architecture Intel P5 est à la base des microprocesseurs Pentium, lancé en mars 1993 en tant que premier processeur x86 superscalaire. Il s'agit pour Intel de la 5e génération de processeurs x86. Il succède au dernier processeur de la série 80x86, le 80486. Il fut présenté pour la première fois le 22 mars 1993. Le Pentium MMX est une évolution mineure du Pentium. Elle sera suivie par l'architecture P6 d'Intel, avec la sortie des premiers Pentium Pro en novembre 1995. (fr)
dbo:thumbnail
dbo:wikiPageExternalLink
dbo:wikiPageID
  • 24668 (xsd:integer)
dbo:wikiPageRevisionID
  • 745103155 (xsd:integer)
dbp:arch
  • P5
dbp:clock
  • 60 (xsd:integer)
dbp:coresNothread
  • 1 (xsd:integer)
dbp:created
  • 1993-03-22 (xsd:date)
dbp:fsb
  • 50 (xsd:integer)
dbp:imageSize
  • 150 (xsd:integer)
dbp:instructions
dbp:l1cache
  • 16 (xsd:integer)
dbp:model
  • Pentium MMX series
  • Pentium OverDrive series
  • Pentium series
dbp:name
  • P5
dbp:predecessor
dbp:sock
dbp:successor
dbp:transistorsNostep
  • 3.100000 (xsd:double)
  • 3.200000 (xsd:double)
  • 3.300000 (xsd:double)
  • 4.500000 (xsd:double)
dct:subject
rdf:type
rdfs:comment
  • L'architecture Intel P5 est à la base des microprocesseurs Pentium, lancé en mars 1993 en tant que premier processeur x86 superscalaire. Il s'agit pour Intel de la 5e génération de processeurs x86. Il succède au dernier processeur de la série 80x86, le 80486. Il fut présenté pour la première fois le 22 mars 1993. Le Pentium MMX est une évolution mineure du Pentium. Elle sera suivie par l'architecture P6 d'Intel, avec la sortie des premiers Pentium Pro en novembre 1995. (fr)
  • The first Pentium microprocessor was introduced by Intel on March 22, 1993. Dubbed P5, its microarchitecture was the fifth generation for Intel, and the first superscalar IA-32 microarchitecture. As a direct extension of the 80486 architecture, it included dual integer pipelines, a faster floating-point unit, wider data bus, separate code and data caches and features for further reduced address calculation latency. In 1996, the Pentium with MMX Technology (often simply referred to as Pentium MMX) was introduced with the same basic microarchitecture complemented with an MMX instruction set, larger caches, and some other enhancements. (en)
rdfs:label
  • P5 (microarchitecture) (en)
  • Intel P5 (fr)
owl:sameAs
prov:wasDerivedFrom
foaf:depiction
foaf:isPrimaryTopicOf
is dbo:wikiPageRedirects of
is dbp:predecessor of
is dbp:processor of
is dbp:processors of
is dbp:successor of
is foaf:primaryTopic of