Layout-Designs (topographies) of Integrated Circuits is a field in the protection of Intellectual Property. Like most of the other forms of intellectual propertiy, IC layout designs are creations of the human mind. They are usually the result of an enormous investment, both in terms of the time of highly qualified experts, and financially.

PropertyValue
dbpedia-owl:abstract
  • Halbleiterschutz bzw. Topographienschutz ist der Schutz dreidimensionaler Strukturen (Topographien) von Halbleitererzeugnissen.
  • Layout-Designs (topographies) of Integrated Circuits is a field in the protection of Intellectual Property. Like most of the other forms of intellectual propertiy, IC layout designs are creations of the human mind. They are usually the result of an enormous investment, both in terms of the time of highly qualified experts, and financially. There is a continuing need for the creation of new layout-designs which reduce the dimensions of existing integrated circuits and simultaneously increase their functions. The smaller an integrated circuit, the less the material needed for its manufacture, and the smaller the space needed to accommodate it. Integrated circuits are utilized in a large range of products, including articles of everyday use, such as watches, television sets, washing machines, automobiles, etc. , as well as sophisticated data processing equipment. The possibility of copying by photographing each layer of an integrated circuit and preparing masks for its production on the basis of the photographs obtained is the main reason for the introduction of legislation for the protection of layout-designs. In United States intellectual property law, a mask work is a two or three-dimensional layout or topography of an integrated circuit (IC or "chip"), i.e. the arrangement on a chip of semiconductor devices such as transistors and passive electronic components such as resistors and interconnections. By extension, it also refers to the copyright-like intellectual property right conferring time-limited exclusivity to reproduction of a particular layout. The layout is called a mask work because, in photolithographic processes, the multiple etched layers within actual ICs are each created using a mask, called the photomask, to permit or block the light at specific locations, sometimes for hundreds of chips on a wafer simultaneously. Because of the functional nature of the mask geometry, the designs cannot be effectively protected under copyright law (except perhaps as decorative art). Similarly, because individual lithographic mask works are not clearly protectable subject matter, they also cannot be effectively protected under patent law, although their combined functions and structure certainly may.
  • Topografia układu scalonego - poddające się ścisłej definicji prawno-technicznej rozwiązanie polegające na przestrzennym rozplanowaniu elementów, z których co najmniej jeden jest elementem aktywnym, oraz wszystkich lub części połączeń układu scalonego. Topografie opisane w dowolny sposób i zgłoszone do urzędu patentowego podlegają ochronie.
dbpedia-owl:wikiPageExternalLink
dcterms:subject
rdf:type
rdfs:comment
  • Halbleiterschutz bzw. Topographienschutz ist der Schutz dreidimensionaler Strukturen (Topographien) von Halbleitererzeugnissen.
  • Topografia układu scalonego - poddające się ścisłej definicji prawno-technicznej rozwiązanie polegające na przestrzennym rozplanowaniu elementów, z których co najmniej jeden jest elementem aktywnym, oraz wszystkich lub części połączeń układu scalonego. Topografie opisane w dowolny sposób i zgłoszone do urzędu patentowego podlegają ochronie.
  • Layout-Designs (topographies) of Integrated Circuits is a field in the protection of Intellectual Property. Like most of the other forms of intellectual propertiy, IC layout designs are creations of the human mind. They are usually the result of an enormous investment, both in terms of the time of highly qualified experts, and financially.
rdfs:label
  • Halbleiterschutzrecht
  • Topografia de circuito integrado
  • Topografia układu scalonego
  • Integrated circuit layout design protection
owl:sameAs
foaf:page
is dbpedia-owl:wikiPageRedirects of
is owl:sameAs of
is foaf:primaryTopic of