About: IEEE 1164

Facets (new session)
Description
Metadata
Settings
- Rule:
- Inverse Functional Properties:
- "Same As":

About: IEEE 1164 Goto Sponge NotDistinct Permalink

An Entity of Type : yago:SystemOfMeasurement113577171, within Data Space : dbpedia.org associated with source document(s)
QRcode icon

http://dbpedia.org/describe/?url=http%3A%2F%2Fdbpedia.org%2Fresource%2FIEEE_1164

The IEEE 1164 standard (Multivalue Logic System for VHDL Model Interoperability) is a technical standard published by the IEEE in 1993. It describes the definitions of logic values to be used in electronic design automation, for the VHDL hardware description language. It was sponsored by the Design Automation Standards Committee of the Institute of Electrical and Electronics Engineers (IEEE). The standardization effort was based on the donation of the Synopsys MVL-9 type declaration. In VHDL, the hardware designer makes the declarations visible via the following library and use statements:

Attributes	Values
rdf:type	yago:Abstraction100002137 yago:Communication100033020 yago:Language106282651 yago:Measure100033615 yago:WikicatHardwareDescriptionLanguages yago:WikicatIEEEDASCStandards yago:WikicatIEEEStandards yago:Standard107260623 yago:SystemOfMeasurement113577171
rdfs:label	IEEE 1164 (en) IEEE 1164 (ko)
rdfs:comment	IEEE 1164 표준은 VHDL 하드웨어 기술 방식에서 논리값의 단일 표현을 지원하는 선언을 포함하는 패키지 설계 단위를 정의한다. 전기 전자 기술자 협회(IEEE)의 의 후원을 받았다. 이 표준에 대한 표준화 노력은 시높시스 MVL-9 타입 선언의 기증에서 시작되었다. (ko) The IEEE 1164 standard (Multivalue Logic System for VHDL Model Interoperability) is a technical standard published by the IEEE in 1993. It describes the definitions of logic values to be used in electronic design automation, for the VHDL hardware description language. It was sponsored by the Design Automation Standards Committee of the Institute of Electrical and Electronics Engineers (IEEE). The standardization effort was based on the donation of the Synopsys MVL-9 type declaration. In VHDL, the hardware designer makes the declarations visible via the following library and use statements: (en)
dcterms:subject	Hardware description languages IEEE standards IEEE DASC standards
Wikipage page ID	475918 (xsd:integer)
Wikipage revision ID	1058910671 (xsd:integer)
Link from a Wikipage to another Wikipage	Electronic design automation VHDL Verilog Degrees of freedom (statistics) Design Automation Standards Committee Oscillation Digital electronics Hardware description language State machine Hardware description languages IEEE standards IEEE DASC standards Karnaugh map Synopsys High impedance Don't-care term Bus (computing) CMOS IEEE 1364 Don't care term Institute of Electrical and Electronics Engineers National Semiconductor Capacitance Wired logic connection Transistor–transistor logic Three-state logic Electronic noise Four valued logic
sameAs	IEEE 1164 IEEE 1164 IEEE 1164 IEEE 1164 IEEE 1164
dbp:wikiPageUsesTemplate	dbt:Cite_book dbt:Code dbt:IEEE_standards dbt:Main dbt:Notability dbt:Reflist dbt:Short_description dbt:Use_dmy_dates
has abstract	The IEEE 1164 standard (Multivalue Logic System for VHDL Model Interoperability) is a technical standard published by the IEEE in 1993. It describes the definitions of logic values to be used in electronic design automation, for the VHDL hardware description language. It was sponsored by the Design Automation Standards Committee of the Institute of Electrical and Electronics Engineers (IEEE). The standardization effort was based on the donation of the Synopsys MVL-9 type declaration. The primary data type std_ulogic (standard unresolved logic) consists of nine character literals (see table on the right). This system promoted a useful set of logic values that typical CMOS logic designs could implement in the vast majority of modeling situations, including: * 'Z' literal to make tri-state buffer logic easy * 'H' and 'L' weak drives to permit wired-AND and wired-OR logic. * 'U' for default value for all object declarations so that during simulations uninitialized values are easily detectable and thus easily corrected if necessary. In VHDL, the hardware designer makes the declarations visible via the following library and use statements: library IEEE;use IEEE.std_logic_1164.all; (en) IEEE 1164 표준은 VHDL 하드웨어 기술 방식에서 논리값의 단일 표현을 지원하는 선언을 포함하는 패키지 설계 단위를 정의한다. 전기 전자 기술자 협회(IEEE)의 의 후원을 받았다. 이 표준에 대한 표준화 노력은 시높시스 MVL-9 타입 선언의 기증에서 시작되었다. (ko)
prov:wasDerivedFrom	wikipedia-en:IEEE_1164?oldid=1058910671&ns=0
page length (characters) of wiki page	7440 (xsd:nonNegativeInteger)
foaf:isPrimaryTopicOf	wikipedia-en:IEEE_1164
is Link from a Wikipage to another Wikipage of	9-valued logic VHDL Verilog Design Automation Standards Committee Many-valued logic Logic level Many-valued logic Boolean algebra (structure) Nine-valued logic Nine value logic Nine valued logic Std logic
is Wikipage redirect of	9-valued logic Nine-valued logic Nine value logic Nine valued logic Std logic
is foaf:primaryTopic of	wikipedia-en:IEEE_1164

Faceted Search & Find service v1.17_git139 as of Feb 29 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 08.03.3330 as of Mar 19 2024, on Linux (x86_64-generic-linux-glibc212), Single-Server Edition (378 GB total memory, 50 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software