@prefix dbo: .
@prefix dbr: .
dbr:RTEMS dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenRISC dbo:wikiPageWikiLink dbr:RISC-V .
dbr:VxWorks dbo:wikiPageWikiLink dbr:RISC-V .
@prefix dbp: .
dbr:VxWorks dbp:supportedPlatforms dbr:RISC-V .
dbr:Radiation_hardening dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Reduced_instruction_set_computer dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Soft_microprocessor dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenSPARC dbo:wikiPageWikiLink dbr:RISC-V .
dbr:ThreadX dbo:wikiPageWikiLink dbr:RISC-V .
dbr:FFmpeg dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
@prefix rdf: .
dbr:RISC-V rdf:type dbo:ProgrammingLanguage .
@prefix rdfs: .
dbr:RISC-V rdfs:label "RISC-V"@pl ,
"RISC-V"@ru ,
"RISC-V"@zh ,
"RISC-V"@pt ,
"RISC-V"@ko ,
"RISC-V"@eu ,
"RISC-V"@en ,
"RISC-V"@cs ,
"RISC-V"@es ,
"RISC-V"@ja ,
"RISC-V"@ca ,
"RISC-V"@de ,
"RISC-V"@it ,
"\u0631\u064A\u0633\u0643 \u0641\u0627\u064A\u0641"@ar ,
"RISC-V"@sv ,
"RISC-V"@fr ,
"RISC-V"@nl ,
"RISC-V"@uk ;
rdfs:comment "RISC-V\uFF08\u53D1\u97F3\u4E3A\u201Crisk-five\u201D\uFF09\u662F\u4E00\u500B\u57FA\u4E8E\u7CBE\u7B80\u6307\u4EE4\u96C6\uFF08RISC\uFF09\u539F\u5219\u7684\u5F00\u6E90\u6307\u4EE4\u96C6\u67B6\u69CB\uFF08ISA\uFF09\uFF0C\u7C21\u6613\u89E3\u91CB\u70BA\u958B\u6E90\u8EDF\u9AD4\u904B\u52D5\u76F8\u5C0D\u61C9\u7684\u4E00\u7A2E\u300C\u958B\u6E90\u786C\u9AD4\u300D\u3002\u8BE5\u9879\u76EE2010\u5E74\u59CB\u4E8E\u52A0\u5DDE\u5927\u5B78\u67CF\u514B\u840A\u5206\u6821\uFF0C\u4F46\u8BB8\u591A\u8D21\u732E\u8005\u662F\u8BE5\u5927\u5B66\u4EE5\u5916\u7684\u5FD7\u613F\u8005\u548C\u884C\u4E1A\u5DE5\u4F5C\u8005\u3002 \u4E0E\u5927\u591A\u6570\u6307\u4EE4\u96C6\u76F8\u6BD4\uFF0CRISC-V\u6307\u4EE4\u96C6\u53EF\u4EE5\u81EA\u7531\u5730\u7528\u4E8E\u4EFB\u4F55\u76EE\u7684\uFF0C\u5141\u8BB8\u4EFB\u4F55\u4EBA\u8BBE\u8BA1\u3001\u5236\u9020\u548C\u9500\u552ERISC-V\u82AF\u7247\u548C\u8F6F\u4EF6\u800C\u4E0D\u5FC5\u652F\u4ED8\u7D66\u4EFB\u4F55\u516C\u53F8\u5C08\u5229\u8CBB\u3002\u867D\u7136\u8FD9\u4E0D\u662F\u7B2C\u4E00\u4E2A\u5F00\u6E90\u6307\u4EE4\u96C6\uFF0C\u4F46\u5B83\u5177\u6709\u91CD\u8981\u610F\u4E49\uFF0C\u56E0\u4E3A\u5176\u8BBE\u8BA1\u4F7F\u5176\u9002\u7528\u4E8E\u73B0\u4EE3\u8BA1\u7B97\u8BBE\u5907\uFF08\u5982\u4ED3\u5E93\u89C4\u6A21\u4E91\u8BA1\u7B97\u673A\u3001\u9AD8\u7AEF\u79FB\u52A8\u7535\u8BDD\u548C\u5FAE\u5C0F\u5D4C\u5165\u5F0F\u7CFB\u7EDF\uFF09\u3002\u8BBE\u8BA1\u8005\u8003\u8651\u5230\u4E86\u8FD9\u4E9B\u7528\u9014\u4E2D\u7684\u6027\u80FD\u4E0E\u529F\u7387\u6548\u7387\u3002\u8BE5\u6307\u4EE4\u96C6\u8FD8\u5177\u6709\u4F17\u591A\u652F\u6301\u7684\u8F6F\u4EF6\uFF0C\u8FD9\u89E3\u51B3\u4E86\u65B0\u6307\u4EE4\u96C6\u901A\u5E38\u7684\u5F31\u70B9\u3002 RISC-V\u6307\u4EE4\u96C6\u7684\u8BBE\u8BA1\u8003\u8651\u4E86\u5C0F\u578B\u3001\u5FEB\u901F\u3001\u4F4E\u529F\u8017\u7684\u73B0\u5B9E\u60C5\u6CC1\u4F86\u5BE6\u505A\uFF0C\u4F46\u4E26\u6CA1\u6709\u5BF9\u7279\u5B9A\u7684\u5FAE\u67B6\u69CB\u505A\u8FC7\u5EA6\u7684\u8A2D\u8A08\u3002\u622A\u81F32017\u5E745\u6708RISC-V\u5DF2\u7D93\u78BA\u7ACB\u4E86\u7248\u672C2.22\u7684\u7528\u6237\u7A7A\u95F4\u7684\u6307\u4EE4\u96C6(userspace ISA)\uFF0C\u800C\u7279\u6743\u6307\u4EE4\u96C6(privileged ISA)\u4E5F\u5904\u5728\u8349\u6848\u7248\u672C1.10\u3002"@zh ,
"RISC-V (v\u00FDslovnost [\u02CCrisk \u02C8faiv]; V je \u0159\u00EDmsk\u00E1 \u010D\u00EDslice 5) je instruk\u010Dn\u00ED sada z rodiny RISC. Je vyv\u00EDjena od roku 2010 na Kalifornsk\u00E9 univerzit\u011B v Berkeley. P\u016Fvodn\u011B \u0161lo o \u201Ct\u0159\u00EDm\u011Bs\u00ED\u010Dn\u00ED projekt\u201D, kter\u00FD m\u011Bl vytvo\u0159it novou otev\u0159enou instruk\u010Dn\u00ED sadu (architekturu) na z\u00E1klad\u011B existuj\u00EDc\u00EDch technologi\u00ED a p\u0159ekonat tak omezen\u00ED souvisej\u00EDc\u00ED s propriet\u00E1rn\u00EDmi architekturami, mezi n\u011B\u017E pat\u0159\u00ED:"@cs ,
"RISC-V\uFF08\u30EA\u30B9\u30AF \u30D5\u30A1\u30A4\u30D6\uFF09\u306F\u3001\u78BA\u7ACB\u3055\u308C\u305F\u7E2E\u5C0F\u547D\u4EE4\u30BB\u30C3\u30C8\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF (RISC) \u306E\u539F\u5247\u306B\u57FA\u3065\u3044\u305F\u30AA\u30FC\u30D7\u30F3\u6A19\u6E96\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u30A2\u30FC\u30AD\u30C6\u30AF\u30C1\u30E3 (ISA) \u3067\u3042\u308B\u3002\u4ED6\u306E\u591A\u304F\u306EISA\u8A2D\u8A08\u3068\u306F\u7570\u306A\u308A\u3001RISC-V ISA\u306F\u3001\u4F7F\u7528\u6599\u306E\u304B\u304B\u3089\u306A\u3044\u30AA\u30FC\u30D7\u30F3\u30BD\u30FC\u30B9\u30E9\u30A4\u30BB\u30F3\u30B9\u3067\u63D0\u4F9B\u3055\u308C\u3066\u3044\u308B\u3002\u591A\u304F\u306E\u4F01\u696D\u304CRISC-V\u30CF\u30FC\u30C9\u30A6\u30A7\u30A2\u3092\u63D0\u4F9B\u3057\u305F\u308A\u3001\u767A\u8868\u3057\u305F\u308A\u3057\u3066\u304A\u308A\u3001RISC-V\u3092\u30B5\u30DD\u30FC\u30C8\u3059\u308B\u30AA\u30FC\u30D7\u30F3\u30BD\u30FC\u30B9\u306E\u30AA\u30DA\u30EC\u30FC\u30C6\u30A3\u30F3\u30B0\u30B7\u30B9\u30C6\u30E0\u304C\u5229\u7528\u53EF\u80FD\u3067\u3042\u308A\u3001\u3044\u304F\u3064\u304B\u306E\u4E00\u822C\u7684\u306A\u30BD\u30D5\u30C8\u30A6\u30A7\u30A2\u30C4\u30FC\u30EB\u30C1\u30A7\u30FC\u30F3\u3067\u547D\u4EE4\u30BB\u30C3\u30C8\u304C\u30B5\u30DD\u30FC\u30C8\u3055\u308C\u3066\u3044\u308B\u3002 ISA\u306E128\u30D3\u30C3\u30C8\u4F38\u5F35\u7248\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u30B9\u30DA\u30FC\u30B9\u304C\u78BA\u4FDD\u3055\u308C\u305F\u306E\u306F\u300160\u5E74\u306B\u308F\u305F\u308B\u696D\u754C\u306E\u7D4C\u9A13\u304B\u3089\u3001\u6700\u3082\u56DE\u5FA9\u4E0D\u53EF\u80FD\u306A\u547D\u4EE4\u30BB\u30C3\u30C8\u8A2D\u8A08\u4E0A\u306E\u8AA4\u308A\u306F\u30E1\u30E2\u30EA\u306B\u5BFE\u3059\u308B\u30A2\u30C9\u30EC\u30B9\u7A7A\u9593\u306E\u4E0D\u8DB3\u3067\u3042\u308B\u3053\u3068\u304C\u793A\u3055\u308C\u3066\u3044\u308B\u304B\u3089\u3067\u3042\u308B\u30022016\u5E74\u6642\u70B9\u3067\u3001128\u30D3\u30C3\u30C8ISA\u306F\u610F\u56F3\u7684\u306B\u672A\u5B9A\u7FA9\u306E\u307E\u307E\u3067\u3042\u308B\u304C\u3001\u3053\u308C\u306F\u3001\u3053\u306E\u3088\u3046\u306A\u5927\u898F\u6A21\u306A\u30E1\u30E2\u30EA\u30B7\u30B9\u30C6\u30E0\u3067\u306E\u5B9F\u7528\u7684\u306A\u7D4C\u9A13\u304C\u307E\u3060\u307B\u3068\u3093\u3069\u306A\u3044\u305F\u3081\u3067\u3042\u308B\u3002 \u3053\u306E\u30D7\u30ED\u30B8\u30A7\u30AF\u30C8\u306F2010\u5E74\u306B\u30AB\u30EA\u30D5\u30A9\u30EB\u30CB\u30A2\u5927\u5B66\u30D0\u30FC\u30AF\u30EC\u30FC\u6821\u3067\u958B\u59CB\u3055\u308C\u305F\u304C\u3001\u8CA2\u732E\u8005\u306E\u591A\u304F\u306F\u5927\u5B66\u3068\u306F\u95A2\u4FC2\u306E\u306A\u3044\u30DC\u30E9\u30F3\u30C6\u30A3\u30A2\u3067\u3042\u308B\u3002\u4ED6\u306E\u30A2\u30AB\u30C7\u30DF\u30C3\u30AF\u306A\u8A2D\u8A08\u306F\u3001\u4E00\u822C\u7684\u306B\u8AAC\u660E\u3092\u7C21\u5358\u306B\u3059\u308B\u305F\u3081\u3060\u3051\u306B\u6700\u9069\u5316\u3055\u308C\u3066\u3044\u308B\u306E\u306B\u5BFE\u3057\u3001RISC-V\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u306F\u3001\u5B9F\u7528\u7684\u306A\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF\u3067\u4F7F\u7528\u3067\u304D\u308B\u3088\u3046\u306B\u8A2D\u8A08\u3055\u308C\u3066\u3044\u308B\u3002"@ja ,
"RISC-V (Engelse uitspraak: risk-five) is een instructiesetarchitectuur (ISA) die op het principe van een reduced instruction set computer (RISC) is gebaseerd. Het is een open standaard met een BSD-licentie, wat betekent dat RISC-V niet gepatenteerd is en vrij kan worden gebruikt. Zo mag iedereen RISC-V-microprocessors (als opensourcehardware) ontwerpen, produceren, ontwikkelen en verkopen. Een aantal bedrijven biedt of heeft al RISC-V-hardware aangekondigd."@nl ,
"RISC-V, offizielle Aussprache in Englisch: \u201Erisc-five\u201C [r\u026Ask fa\u026Av], ist eine Befehlssatzarchitektur (engl. instruction set architecture, ISA), die sich auf das Designprinzip des Reduced Instruction Set Computers (RISC) st\u00FCtzt. Es ist ein offener Standard, welcher der freiz\u00FCgigen BSD-Lizenz unterliegt. Das bedeutet, dass RISC-V nicht patentiert ist und frei verwendet werden darf. Somit ist es jedem erlaubt, RISC-V Mikroprozessoren zu entwerfen, herzustellen, weiterzuentwickeln und zu verkaufen (Open-Source-Hardware). Eine Vielzahl an Unternehmen bieten RISC-V-Hardware an oder haben diese angek\u00FCndigt."@de ,
"\u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 (\u0628\u0627\u0644\u0625\u0646\u062C\u0644\u064A\u0632\u064A\u0629: RISC-V)\u200F \u0647\u064A \u0628\u0646\u064A\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u062A\u0639\u0644\u064A\u0645\u0627\u062A (Instructions Set Architecture) \u062D\u0631\u0629 \u0648\u0645\u0641\u062A\u0648\u062D\u0629 \u0627\u0644\u0645\u0635\u062F\u0631 \u062A\u0633\u062A\u0646\u062F \u0625\u0644\u0649 \u0645\u0628\u0627\u062F\u0626 \u0627\u0644\u062D\u0648\u0633\u0628\u0629 \u0627\u0644\u0645\u062D\u062F\u062F\u0629 \u0631\u064A\u0633\u0643. \u062E\u0644\u0627\u0641 \u0645\u064F\u0639\u0638\u0645 \u0645\u0639\u0627\u064A\u064A\u0631 \u0628\u064A\u0646\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A (ISA) \u064A\u0645\u0643\u0646 \u0627\u0633\u062A\u062E\u062F\u0627\u0645 \u0645\u0639\u064A\u0627\u0631 RISC-V ISA \u0628\u062D\u0631\u064A\u0629 \u0644\u0623\u064A \u063A\u0631\u0636\u060C \u0645\u0627 \u064A\u0639\u0646\u064A \u062D\u0631\u064A\u0629 \u0643\u0627\u0645\u0644\u0629 \u0641\u064A \u062A\u0635\u0645\u064A\u0645 \u0648\u062A\u0635\u0646\u064A\u0639 \u0648\u0628\u064A\u0639 \u0631\u0642\u0627\u0626\u0642 \u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 \u0648\u0628\u0631\u0645\u062C\u062A\u0647\u0627. \u0644\u0627 \u064A\u064F\u0639\u062A\u0628\u0631 \u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 \u0623\u0648\u0644 \u0628\u0646\u064A\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0645\u0641\u062A\u0648\u062D\u0629\u060C \u0648\u062A\u0643\u0645\u0644 \u0623\u0647\u0645\u064A\u062A\u0647 \u0641\u064A \u0623\u0646\u0647 \u0635\u064F\u0645\u0645 \u0644\u064A\u0633\u062A\u0639\u0645\u0644 \u0639\u0644\u0649 \u0645\u062C\u0645\u0648\u0639\u0629 \u0648\u0627\u0633\u0639\u0629 \u0627\u0644\u0623\u062C\u0647\u0632\u0629. \u062A\u062D\u062A\u0648\u064A \u0645\u062C\u0645\u0648\u0639\u0629 \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0623\u064A\u0636\u064B\u0627 \u0639\u0644\u0649 \u0645\u062C\u0645\u0648\u0639\u0629 \u0643\u0628\u064A\u0631\u0629 \u0645\u0646 \u0628\u0631\u0627\u0645\u062C \u0627\u0644\u062F\u0639\u0645\u060C \u0648\u0627\u0644\u062A\u064A \u062A\u062A\u062C\u0646\u0628 \u0627\u0644\u0636\u0639\u0641 \u0627\u0644\u0645\u0639\u062A\u0627\u062F \u0641\u064A \u0645\u062C\u0645\u0648\u0639\u0627\u062A \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0627\u0644\u062C\u062F\u064A\u062F\u0629. \u0628\u062F\u0623 \u0627\u0644\u0645\u0634\u0631\u0648\u0639 \u0641\u064A \u0639\u0627\u0645 2010 \u0641\u064A \u062C\u0627\u0645\u0639\u0629 \u0643\u0627\u0644\u064A\u0641\u0648\u0631\u0646\u064A\u0627 \u0628\u0640\u0628\u064A\u0631\u0643\u0644\u064A\u060C \u0648\u0644\u0643\u0646 \u0627\u0644\u0639\u062F\u064A\u062F \u0645\u0646 \u0627\u0644\u0645\u0633\u0627\u0647\u0645\u064A\u0646 \u0647\u0645 \u0645\u0646 \u0627\u0644\u0645\u062A\u0637\u0648\u0639\u064A\u0646 \u0648\u0639\u0645\u0627\u0644 \u0627\u0644\u0635\u0646\u0627\u0639\u0629 \u062E\u0627\u0631\u062C \u0627\u0644\u062C\u0627\u0645\u0639\u0629. \u0635\u064F\u0645\u0645 \u062C\u0647\u0627\u0632 RISC-V ISA \u0645\u0639 \u062A\u0637\u0628\u064A\u0642\u0627\u062A \u0641\u064A \u0627\u0644\u0639\u0627\u0644\u0645 \u0627\u0644\u062D\u0642\u064A\u0642\u064A \u0635\u063A\u064A\u0631\u0629 \u0648\u0633\u0631\u064A\u0639\u0629 \u0648\u0642\u0644\u064A\u0644\u0629 \u0627\u0644\u0637\u0627\u0642\u0629\u060C \u0648\u0644\u0643\u0646 \u0628\u062F\u0648\u0646 \u062A\u0635\u0645\u064A\u0645 \u0645\u0639\u0645\u0627\u0631\u064A \u0623\u0643\u062B\u0631 \u0645\u0646 \u0623\u062C\u0644 \u0623\u0633\u0644\u0648\u0628 \u0645\u0639\u0645\u0627\u0631\u064A \u062F\u0642\u064A\u0642 \u0645\u0639\u064A\u0646."@ar ,
"RISC-V (prononc\u00E9 en anglais \u00AB RISC five \u00BB et signifiant \u00AB RISC cinq \u00BB) est une architecture de jeu d'instructions (instruction set architecture ou ISA) RISC ouverte et libre, disponible en versions 32, 64 et 128 bits. Ses sp\u00E9cifications sont ouvertes et peuvent \u00EAtre utilis\u00E9es librement par l'enseignement, la recherche et l'industrie. Les specifications sont ratifi\u00E9es de fa\u00E7on ouverte par la communaut\u00E9 internationale des d\u00E9veloppeurs."@fr ,
"RISC-V es una arquitectura de conjunto de instrucciones (ISA) de hardware libre basado en un dise\u00F1o de tipo RISC (conjunto de instrucciones reducido). A diferencia de la mayor\u00EDa de los conjuntos de instrucciones, el de RISC-V es libre y abierto y se puede usar sin regal\u00EDas para cualquier prop\u00F3sito, lo que permite que cualquiera dise\u00F1e, fabrique y venda chips y software de RISC-V. Si bien no es la primera ISA de arquitectura abierta, es significativa porque est\u00E1 dise\u00F1ada para ser \u00FAtil en una amplia gama de dispositivos. El conjunto de instrucciones tambi\u00E9n tiene un cuerpo sustancial de software de soporte, que evita una debilidad habitual de los nuevos conjuntos de instrucciones."@es ,
"RISC-V (risc-five ahoskatua, Kaliforniako Unibertsitatean (Berkeley, 1981) garatu ziren RISC arkitekturan oinarritutako 5.belaunaldien kopuruari dagokio. Estandar irekien agindu-multzo arkitektura da (ISA ingelesez), RISCn ezarritako printzipioetan oinarritua. Beste diseinu gehienetan ez bezala, RISC-V bidez ematen da, erabiltzeko tasarik behar ez dutenak. Zenbait konpainia RISC-V-en oinarritutako hardwarea eskaintzen dute edo iragartzen ari dira, RISC-V euskarria duten kode irekiko sistema eragileak sortu dira, eta agindu-multzoa hainbat software famatu eta tresna-katetan euskarria du."@eu ,
"RISC-V (uttalas \"risk-five\" p\u00E5 engelska) \u00E4r en \u00F6ppen processorarkitektur.Den finns huvudsakligen i tv\u00E5 varianter: RV32 f\u00F6r 32 bitar och RV64 f\u00F6r 64 bitar. Det finns ocks\u00E5 en prelimin\u00E4r definition av en 128-bitarsvariant. Utvecklingen startade p\u00E5 University of California, Berkeley sommaren 2010.Namnet RISC-V kommer av att det \u00E4r universitetets femte arkitektur av RISC-typ.Nu drivs utvecklingen av RISC-V Foundation och dess medlemmar."@sv ,
"RISC-V \u00E9s una arquitectura de joc d'instruccions o ISA basada en codi obert i de tipus RISC. RISC-V fou creada el 2010 per investigadors de la Universitat de Berkeley a Calif\u00F2rnia."@ca ,
"RISC-V \u00E9 um conjunto de instru\u00E7\u00F5es (ISA) baseado em princ\u00EDpios RISC (acr\u00F4nimo de Reduced Instruction Set Computing, em portugu\u00EAs, \u201CComputa\u00E7\u00E3o de conjunto de instru\u00E7\u00F5es reduzidas\u201D). RISC-V \u00E9 livre para ser usado para qualquer finalidade, permitindo a qualquer pessoa ou empresa projetar e vender chips e software RISC-V sem precisar pagar royalties. O projeto come\u00E7ou em 2010 na Universidade da Calif\u00F3rnia, em Berkeley, mas muitos colaboradores s\u00E3o volunt\u00E1rios ou fazem parte de outra empresas e trabalham no projeto de fora da universidade."@pt ,
"RISC-V \u2013 otwarty model programowy procesora (ISA) oparty o zasady RISC. W kontra\u015Bcie do wi\u0119kszo\u015Bci ISA, RISC-V mo\u017Ce by\u0107 swobodnie u\u017Cywany w dowolnym celu, umo\u017Cliwiaj\u0105c ka\u017Cdemu projektowanie, produkcj\u0119 i sprzeda\u017C czip\u00F3w i oprogramowania RISC-V. Chocia\u017C nie jest pierwsz\u0105 otwart\u0105 architektur\u0105 ISA ma du\u017Ce znaczenie, poniewa\u017C zosta\u0142 zaprojektowany z my\u015Bl\u0105 o nowoczesnych skomputeryzowanych urz\u0105dzeniach, takich jak ogromne chmury obliczeniowe, wysokiej klasy telefony kom\u00F3rkowe i najmniejsze systemy wbudowane. Takie zastosowania wymagaj\u0105 zar\u00F3wno wydajno\u015Bci, jak i efektywno\u015Bci energetycznej. Zestaw instrukcji zawiera r\u00F3wnie\u017C znaczn\u0105 ilo\u015B\u0107 oprogramowania wspomagaj\u0105cego, kt\u00F3re pozwala unikn\u0105\u0107 s\u0142abo\u015Bci nowych zestaw\u00F3w instrukcji."@pl ,
"RISC-V (\u0432\u0438\u043C\u043E\u0432\u043B\u044F\u0454\u0442\u044C\u0441\u044F \"risk-five\") \u2014 \u0432\u0456\u0434\u043A\u0440\u0438\u0442\u0430 \u0430\u0440\u0445\u0456\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u0456\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0456\u0439 \u0446\u0435\u043D\u0442\u0440\u0430\u043B\u044C\u043D\u043E\u0433\u043E \u043F\u0440\u043E\u0446\u0435\u0441\u043E\u0440\u0430, \u0449\u043E \u0431\u0430\u0437\u0443\u0454\u0442\u044C\u0441\u044F \u043D\u0430 \u043F\u0440\u0438\u043D\u0446\u0438\u043F\u0430\u0445 RISC. \u041F\u0440\u043E\u0435\u043A\u0442 \u0440\u043E\u0437\u043F\u043E\u0447\u0430\u0432\u0441\u044F \u0443 2010 \u0440\u043E\u0446\u0456 \u0432 \u0423\u043D\u0456\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u0456 \u041A\u0430\u043B\u0456\u0444\u043E\u0440\u043D\u0456\u0457 (\u0411\u0435\u0440\u043A\u043B\u0456), \u0434\u043E \u0440\u043E\u0431\u043E\u0442\u0438 \u0434\u043E\u043B\u0443\u0447\u0438\u043B\u0438\u0441\u044F \u0442\u0430\u043A\u043E\u0436 \u0431\u0430\u0433\u0430\u0442\u043E \u0435\u043D\u0442\u0443\u0437\u0456\u0430\u0441\u0442\u0456\u0432 \u043F\u043E\u0437\u0430 \u043C\u0435\u0436\u0430\u043C\u0438 \u0443\u043D\u0456\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u0443. \u0421\u0442\u0430\u043D\u043E\u043C \u043D\u0430 \u0442\u0440\u0430\u0432\u0435\u043D\u044C 2017 \u0440\u043E\u043A\u0443, \u0430\u0440\u0445\u0456\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u043A\u043E\u043C\u0430\u043D\u0434 \u0434\u043B\u044F \u043F\u0440\u043E\u0433\u0440\u0430\u043C \u043A\u043E\u0440\u0438\u0441\u0442\u0443\u0432\u0430\u0447\u0430 \u043C\u0430\u0454 \u0432\u0435\u0440\u0441\u0456\u044E 2.2, \u0432 \u0442\u043E\u0439 \u0447\u0430\u0441 \u044F\u043A \u043F\u0440\u0438\u0432\u0456\u043B\u0435\u0439\u043E\u0432\u0430\u043D\u0430 \u0447\u0430\u0441\u0442\u0438\u043D\u0430 (\u0434\u043B\u044F \u0432\u0438\u043A\u043E\u0440\u0438\u0441\u0442\u0430\u043D\u043D\u044F \u044F\u0434\u0440\u043E\u043C \u043E\u043F\u0435\u0440\u0430\u0446\u0456\u0439\u043D\u043E\u0457 \u0441\u0438\u0441\u0442\u0435\u043C\u0438) \u043F\u043E\u043A\u0438 \u0454 \u0447\u043E\u0440\u043D\u043E\u0432\u043E\u044E \u0432\u0435\u0440\u0441\u0456\u0454\u044E 1.10."@uk ,
"RISC-V \u2014 \u0440\u0430\u0441\u0448\u0438\u0440\u044F\u0435\u043C\u0430\u044F \u043E\u0442\u043A\u0440\u044B\u0442\u0430\u044F \u0438 \u0441\u0432\u043E\u0431\u043E\u0434\u043D\u0430\u044F \u0441\u0438\u0441\u0442\u0435\u043C\u0430 \u043A\u043E\u043C\u0430\u043D\u0434 \u0438 \u043F\u0440\u043E\u0446\u0435\u0441\u0441\u043E\u0440\u043D\u0430\u044F \u0430\u0440\u0445\u0438\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u043D\u0430 \u043E\u0441\u043D\u043E\u0432\u0435 \u043A\u043E\u043D\u0446\u0435\u043F\u0446\u0438\u0438 RISC \u0434\u043B\u044F \u043C\u0438\u043A\u0440\u043E\u043F\u0440\u043E\u0446\u0435\u0441\u0441\u043E\u0440\u043E\u0432 \u0438 \u043C\u0438\u043A\u0440\u043E\u043A\u043E\u043D\u0442\u0440\u043E\u043B\u043B\u0435\u0440\u043E\u0432. \u0410\u0440\u0445\u0438\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u0434\u043E\u0441\u0442\u0443\u043F\u043D\u0430 \u0434\u043B\u044F \u0441\u0432\u043E\u0431\u043E\u0434\u043D\u043E\u0433\u043E \u0438 \u0431\u0435\u0441\u043F\u043B\u0430\u0442\u043D\u043E\u0433\u043E \u0438\u0441\u043F\u043E\u043B\u044C\u0437\u043E\u0432\u0430\u043D\u0438\u044F, \u0432\u043A\u043B\u044E\u0447\u0430\u044F \u043A\u043E\u043C\u043C\u0435\u0440\u0447\u0435\u0441\u043A\u0438\u0435 \u0440\u0435\u0430\u043B\u0438\u0437\u0430\u0446\u0438\u0438 \u043D\u0435\u043F\u043E\u0441\u0440\u0435\u0434\u0441\u0442\u0432\u0435\u043D\u043D\u043E \u0432 \u043A\u0440\u0435\u043C\u043D\u0438\u0438 \u0438\u043B\u0438 \u043A\u043E\u043D\u0444\u0438\u0433\u0443\u0440\u0438\u0440\u043E\u0432\u0430\u043D\u0438\u0438 \u041F\u041B\u0418\u0421. \u0418\u043C\u0435\u0435\u0442 \u0437\u0430\u0440\u0435\u0437\u0435\u0440\u0432\u0438\u0440\u043E\u0432\u0430\u043D\u043D\u044B\u0435 \u0432 \u0441\u043F\u0435\u0446\u0438\u0444\u0438\u043A\u0430\u0446\u0438\u0438 \u0431\u0438\u0442\u044B \u043A\u043E\u0434\u0438\u0440\u043E\u0432\u043A\u0438 \u0434\u043B\u044F \u0440\u0430\u0441\u0448\u0438\u0440\u0435\u043D\u0438\u044F \u0441\u043F\u0438\u0441\u043A\u0430 \u043A\u043E\u043C\u0430\u043D\u0434."@ru ,
"RISC-V(\"\uB9AC\uC2A4\uD06C \uD30C\uC774\uBE0C\"\uB85C \uBC1C\uC74C)\uB294 \uCD95\uC18C \uBA85\uB839\uC5B4 \uC9D1\uD569 \uCEF4\uD4E8\uD130(RISC) \uAE30\uBC18\uC758 \uAC1C\uBC29\uD615 \uBA85\uB839\uC5B4 \uC9D1\uD569(ISA)\uC774\uB2E4. \uB300\uBD80\uBD84\uC758 ISA\uC640 \uB2EC\uB9AC RISC-V ISA\uB294 \uC5B4\uB5A0\uD55C \uBAA9\uC801\uC73C\uB85C\uB294 \uC790\uC720\uB85C\uC774 \uC0AC\uC6A9\uD560 \uC218 \uC788\uC73C\uBA70, \uB204\uAD6C\uB4E0\uC9C0 RISC-V \uCE69\uACFC \uC18C\uD504\uD2B8\uC6E8\uC5B4\uB97C \uC124\uACC4, \uC81C\uC870, \uD310\uB9E4\uD560 \uC218 \uC788\uAC8C \uD5C8\uAC00\uB418\uC5B4 \uC788\uB2E4. \uCD5C\uCD08\uC758 \uAC1C\uBC29\uD615 ISA\uB294 \uC544\uB2C8\uC9C0\uB9CC \uC6E8\uC5B4\uD558\uC6B0\uC2A4 \uADDC\uBAA8\uC758 \uD074\uB77C\uC6B0\uB4DC \uCEF4\uD4E8\uD130, \uACE0\uC131\uB2A5 \uD734\uB300 \uC804\uD654, \uCD08\uC18C\uD615 \uC784\uBCA0\uB514\uB4DC \uC2DC\uC2A4\uD15C\uC5D0 \uC774\uB974\uB294 \uD604\uB300\uC758 \uC0B0\uC220 \uC7A5\uCE58\uC5D0 \uC720\uC6A9\uD558\uAC8C \uC4F0\uC77C \uC218 \uC788\uAC8C \uC124\uACC4\uB418\uC5B4 \uC788\uB2E4. \uC774\uB7EC\uD55C \uC774\uC6A9\uC5D0 \uADFC\uAC70\uD558\uC5EC \uC124\uACC4\uC790\uB4E4\uC740 \uC131\uB2A5\uACFC \uC804\uB825 \uD6A8\uC728\uC131\uC744 \uB458 \uB2E4 \uACE0\uB824\uD558\uC600\uB2E4. \uBA85\uB839\uC5B4 \uC9D1\uD569\uC740 \uB610\uD55C \uC9C0\uC6D0 \uC18C\uD504\uD2B8\uC6E8\uC5B4\uC758 \uC2E4\uC9C8\uC801\uC778 \uBD80\uBD84\uC744 \uD3EC\uD568\uD558\uACE0 \uC788\uC5B4\uC11C \uC0C8\uB85C\uC6B4 \uBA85\uB839\uC5B4 \uC9D1\uD569\uC758 \uC77C\uBC18\uC801\uC778 \uC57D\uC810\uC744 \uBCF4\uC644\uD55C\uB2E4. \uC774 \uD504\uB85C\uC81D\uD2B8\uB294 \uCE98\uB9AC\uD3EC\uB2C8\uC544 \uB300\uD559\uAD50 \uBC84\uD074\uB9AC\uC5D0\uC11C 2010\uB144\uC5D0 \uC2DC\uC791\uB418\uC5C8\uC73C\uB098 \uC218\uB9CE\uC740 \uAE30\uC5EC\uC790\uB4E4\uC740 \uC790\uBC1C\uC801\uC778 \uBD09\uC0AC\uC790\uB4E4\uC774\uC790 \uB300\uD559 \uBC16\uC758 \uC0B0\uC5C5 \uB178\uB3D9\uC790\uB4E4\uC774\uB2E4. RISC-V ISA\uB294 \uC2E4\uC0DD\uD65C\uC758 \uC18C\uD615, \uACE0\uC18D, \uC800\uC804\uB825 \uAD6C\uD604\uCCB4\uB97C \uC5FC\uB450\uC5D0 \uB450\uACE0 \uC124\uACC4\uB418\uC5C8\uC73C\uB098, \uD2B9\uC815 \uB9C8\uC774\uD06C\uB85C\uC544\uD0A4\uD14D\uCC98 \uC2A4\uD0C0\uC77C\uC744 \uB530\uB974\uC9C0\uB294 \uC54A\uC558\uB2E4."@ko ,
"Il RISC-V (pronunciato: \u00ABrisc-five\u00BB) \u00E8 uno standard aperto di insieme di istruzioni (ISA, dall'inglese instruction set architecture) basato sul principio reduced instruction set computer (RISC). A differenza di molti altri ISA, il RISC-V \u00E8 pubblicato sotto licenza open source, pertanto non richiede l'acquisto di una licenza per essere utilizzato. Molte aziende offrono o hanno annunciato hardware basato su questo standard, alcuni sistemi operativi open source sono disponibili e l'insieme d'istruzioni \u00E8 supportato da diversi toolchain."@it ,
"RISC-V (pronounced \"risk-five\" where five refers to the number of generations of RISC architecture that were developed at the University of California, Berkeley since 1981) is an open standard instruction set architecture (ISA) based on established RISC principles. Unlike most other ISA designs, RISC-V is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains."@en .
@prefix foaf: .
dbr:RISC-V foaf:depiction ,
,
,
,
.
@prefix dcterms: .
@prefix dbc: .
dbr:RISC-V dcterms:subject dbc:Open_microprocessors ,
dbc:Microcontrollers ,
,
dbc:Computer-related_introductions_in_2010 ,
dbc:Lists_of_microprocessors ,
dbc:Instruction_set_architectures ;
dbo:abstract "RISC-V (risc-five ahoskatua, Kaliforniako Unibertsitatean (Berkeley, 1981) garatu ziren RISC arkitekturan oinarritutako 5.belaunaldien kopuruari dagokio. Estandar irekien agindu-multzo arkitektura da (ISA ingelesez), RISCn ezarritako printzipioetan oinarritua. Beste diseinu gehienetan ez bezala, RISC-V bidez ematen da, erabiltzeko tasarik behar ez dutenak. Zenbait konpainia RISC-V-en oinarritutako hardwarea eskaintzen dute edo iragartzen ari dira, RISC-V euskarria duten kode irekiko sistema eragileak sortu dira, eta agindu-multzoa hainbat software famatu eta tresna-katetan euskarria du. RISCren arkitektura gisa, RISC-V-ren ISA kargatze-/biltegiratze-arkitektura da. Honen koma-higikariaren implementazioa IEEE-ren 754 erabiltzen du. ISA honen ezaugarri azpimarragarrien artean, aginduetarako bit eremu kokalekuak, PUZ batean multiplexadoreen erabilera sinplifikatzeko aukeratuak, arkitektura aldetik neutroa den diseinua, eta berehalako balioen bit garrantzitsuenak leku finkoetan kokatzea zeinu-luzapenak azkartzeko. Erabilera-sorta zabal baterako diseinatuta dago agindu-multzoa. Oinarrizko agindu-multzoak berez 32 biteko agindu-luzera finkoa du, eta luzera aldakorreko luzapenak onartzen ditu ISAk, non agindu bakoitza 16 biteko edozein pakete luzera izan baitaiteke. Azpimultzoek sistema txertatu txikiak, ordenagailu pertsonalak, bektore-prozesadoreak dituzten superordenagailuak eta 19 hazbeteko eskalan muntatutako ekipo paraleloak onartzen dituzte. Agindu-multzoaren zehaztapenak 32 eta 64 biteko helbideen aldaera espazialak definitzen ditu. Zehaztapenean, 128 biteko helbide-espazio lau baten deskribapena jasotzen da, 32 eta 64 biteko aldagaien estrapolazioa bezala, baina 128 biteko ISA \"ez izoztuta\" nahita mantentzen da, oraindik esperientzia praktiko gutxi baitago hain memoria-sistema handiekin. Proiektua 2010ean hasi zen Kaliforniako Unibertsitatean (Berkeley), baina orain gaur egungo kolaboratzaile asko unibertsitatera afiliatu gabeko boluntarioak dira. Beste diseinu akademiko batzuk ez bezala, erakusketarako soilik optimizatu ohi direla, RISC-V-ren diseinatzaileek agindu-multzoa konputagailu praktikoetarako erabilgarria izatea nahi zuten. 2019ko ekainetik aurrera, ISA-ren erabiltzaile-espazioaren 2.2 bertsioa eta ISA pribilegiatuaren 1.11 bertsioa \"izoztuta\" bezala utzi dira, softwarea eta hardwarea garatzea ahalbidetuz. ISA-ren erabiltzaile-espazioaren, orain ISA ez-pribilegiatua bezala ezaguna, 20191213 bertsio gisa eguneratu, berretsi eta izoztu zen. Kanpoko arazketa-zehaztapen bat zirriborro gisa erabil daiteke, 0.13.2 bertsioan."@eu ,
"RISC-V(\"\uB9AC\uC2A4\uD06C \uD30C\uC774\uBE0C\"\uB85C \uBC1C\uC74C)\uB294 \uCD95\uC18C \uBA85\uB839\uC5B4 \uC9D1\uD569 \uCEF4\uD4E8\uD130(RISC) \uAE30\uBC18\uC758 \uAC1C\uBC29\uD615 \uBA85\uB839\uC5B4 \uC9D1\uD569(ISA)\uC774\uB2E4. \uB300\uBD80\uBD84\uC758 ISA\uC640 \uB2EC\uB9AC RISC-V ISA\uB294 \uC5B4\uB5A0\uD55C \uBAA9\uC801\uC73C\uB85C\uB294 \uC790\uC720\uB85C\uC774 \uC0AC\uC6A9\uD560 \uC218 \uC788\uC73C\uBA70, \uB204\uAD6C\uB4E0\uC9C0 RISC-V \uCE69\uACFC \uC18C\uD504\uD2B8\uC6E8\uC5B4\uB97C \uC124\uACC4, \uC81C\uC870, \uD310\uB9E4\uD560 \uC218 \uC788\uAC8C \uD5C8\uAC00\uB418\uC5B4 \uC788\uB2E4. \uCD5C\uCD08\uC758 \uAC1C\uBC29\uD615 ISA\uB294 \uC544\uB2C8\uC9C0\uB9CC \uC6E8\uC5B4\uD558\uC6B0\uC2A4 \uADDC\uBAA8\uC758 \uD074\uB77C\uC6B0\uB4DC \uCEF4\uD4E8\uD130, \uACE0\uC131\uB2A5 \uD734\uB300 \uC804\uD654, \uCD08\uC18C\uD615 \uC784\uBCA0\uB514\uB4DC \uC2DC\uC2A4\uD15C\uC5D0 \uC774\uB974\uB294 \uD604\uB300\uC758 \uC0B0\uC220 \uC7A5\uCE58\uC5D0 \uC720\uC6A9\uD558\uAC8C \uC4F0\uC77C \uC218 \uC788\uAC8C \uC124\uACC4\uB418\uC5B4 \uC788\uB2E4. \uC774\uB7EC\uD55C \uC774\uC6A9\uC5D0 \uADFC\uAC70\uD558\uC5EC \uC124\uACC4\uC790\uB4E4\uC740 \uC131\uB2A5\uACFC \uC804\uB825 \uD6A8\uC728\uC131\uC744 \uB458 \uB2E4 \uACE0\uB824\uD558\uC600\uB2E4. \uBA85\uB839\uC5B4 \uC9D1\uD569\uC740 \uB610\uD55C \uC9C0\uC6D0 \uC18C\uD504\uD2B8\uC6E8\uC5B4\uC758 \uC2E4\uC9C8\uC801\uC778 \uBD80\uBD84\uC744 \uD3EC\uD568\uD558\uACE0 \uC788\uC5B4\uC11C \uC0C8\uB85C\uC6B4 \uBA85\uB839\uC5B4 \uC9D1\uD569\uC758 \uC77C\uBC18\uC801\uC778 \uC57D\uC810\uC744 \uBCF4\uC644\uD55C\uB2E4. \uC774 \uD504\uB85C\uC81D\uD2B8\uB294 \uCE98\uB9AC\uD3EC\uB2C8\uC544 \uB300\uD559\uAD50 \uBC84\uD074\uB9AC\uC5D0\uC11C 2010\uB144\uC5D0 \uC2DC\uC791\uB418\uC5C8\uC73C\uB098 \uC218\uB9CE\uC740 \uAE30\uC5EC\uC790\uB4E4\uC740 \uC790\uBC1C\uC801\uC778 \uBD09\uC0AC\uC790\uB4E4\uC774\uC790 \uB300\uD559 \uBC16\uC758 \uC0B0\uC5C5 \uB178\uB3D9\uC790\uB4E4\uC774\uB2E4. RISC-V ISA\uB294 \uC2E4\uC0DD\uD65C\uC758 \uC18C\uD615, \uACE0\uC18D, \uC800\uC804\uB825 \uAD6C\uD604\uCCB4\uB97C \uC5FC\uB450\uC5D0 \uB450\uACE0 \uC124\uACC4\uB418\uC5C8\uC73C\uB098, \uD2B9\uC815 \uB9C8\uC774\uD06C\uB85C\uC544\uD0A4\uD14D\uCC98 \uC2A4\uD0C0\uC77C\uC744 \uB530\uB974\uC9C0\uB294 \uC54A\uC558\uB2E4. 2017\uB144 5\uC6D4 \uAE30\uC900\uC73C\uB85C \uBC84\uC804 2.2\uC758 \uC720\uC800\uC2A4\uD398\uC774\uC2A4 ISA\uAC00 \uD53D\uC2A4\uB418\uC5B4 \uC788\uC73C\uBA70 privileged ISA\uB294 \uCD08\uC548\uD310 1.10\uC73C\uB85C \uC774\uC6A9\uC774 \uAC00\uB2A5\uD558\uB2E4."@ko ,
"RISC-V, offizielle Aussprache in Englisch: \u201Erisc-five\u201C [r\u026Ask fa\u026Av], ist eine Befehlssatzarchitektur (engl. instruction set architecture, ISA), die sich auf das Designprinzip des Reduced Instruction Set Computers (RISC) st\u00FCtzt. Es ist ein offener Standard, welcher der freiz\u00FCgigen BSD-Lizenz unterliegt. Das bedeutet, dass RISC-V nicht patentiert ist und frei verwendet werden darf. Somit ist es jedem erlaubt, RISC-V Mikroprozessoren zu entwerfen, herzustellen, weiterzuentwickeln und zu verkaufen (Open-Source-Hardware). Eine Vielzahl an Unternehmen bieten RISC-V-Hardware an oder haben diese angek\u00FCndigt. Der RISC-V Befehlssatz wurde f\u00FCr eine Vielzahl von Anwendungsf\u00E4llen entworfen. Er hat eine variable Datenwortbreite und ist erweiterbar, so dass mehr Kodierungsbits jederzeit hinzugef\u00FCgt werden k\u00F6nnen. Er unterst\u00FCtzt drei Datenwortbreiten: 32, 64 und 128 Bit und eine Auswahl an Unterbefehlss\u00E4tzen. Die Definitionen jedes Unterbefehlssatzes variieren geringf\u00FCgig zwischen den drei Wortbreiten. Die Unterbefehlss\u00E4tze unterst\u00FCtzen kompakte eingebettete Systeme, pers\u00F6nliche Rechner, Hochleistungsrechner mit Vektorprozessoren und Parallelrechner. Der Befehlssatzraum f\u00FCr den auf 128 Bit gedehnten Befehlssatz wurde reserviert, weil 60 Jahre Industrieerfahrung gezeigt haben, dass die meisten nicht wieder gut zu machenden Fehler in der Gestaltung von Befehlss\u00E4tzen durch fehlenden Speicheradressraum verursacht wurden. Noch im Jahr 2016 blieb der 128-Bit-Teil des Befehlssatzes absichtlich undefiniert, da bisher wenig Erfahrung mit solch gro\u00DFen Speichersystemen besteht. Es gibt Vorschl\u00E4ge, Instruktionen mit einer variablen Breite bis zu 864 Bit zu implementieren. Das Projekt begann 2010 an der University of California, Berkeley unter der Leitung von und David A. Patterson und wird bereits von Hard- und Softwareentwicklern weltweit mitentwickelt und gef\u00F6rdert. Anders als andere akademische Entw\u00FCrfe, die \u00FCblicherweise auf einfache Erl\u00E4uterung optimiert sind, wurde der RISC-V-Befehlssatz f\u00FCr praktische Anwendung in Rechnern entworfen. Er besitzt Eigenschaften, die die Rechnergeschwindigkeit erh\u00F6hen, aber trotzdem die Kosten und den Energieverbrauch senken. Dies schlie\u00DFt eine Load/Store-Architektur, Bit-Muster, um die Multiplexer in einer CPU zu vereinfachen, vereinfachte Standard-basierte Gleitkommazahlen, einen architekturneutralen Entwurf und das Setzen des h\u00F6chstwertigen Bits an eine festgelegte Position, um die Vorzeichenerweiterung zu beschleunigen, ein. Vorzeichenerweiterung wird als h\u00E4ufig auf dem kritischen Pfad liegend betrachtet.Seit Juni 2019 sind die Version 2.2 des Userspace-ISA und die Version 1.11 des privilegierten ISA festgelegt und erm\u00F6glichen es Software- und Hardwareherstellern diesen zu nutzen oder zu implementieren. Eine Fehlersuch-Spezifikation ist als Vorabentwurf in der Version 0.3 verf\u00FCgbar."@de ,
"RISC-V \u2013 otwarty model programowy procesora (ISA) oparty o zasady RISC. W kontra\u015Bcie do wi\u0119kszo\u015Bci ISA, RISC-V mo\u017Ce by\u0107 swobodnie u\u017Cywany w dowolnym celu, umo\u017Cliwiaj\u0105c ka\u017Cdemu projektowanie, produkcj\u0119 i sprzeda\u017C czip\u00F3w i oprogramowania RISC-V. Chocia\u017C nie jest pierwsz\u0105 otwart\u0105 architektur\u0105 ISA ma du\u017Ce znaczenie, poniewa\u017C zosta\u0142 zaprojektowany z my\u015Bl\u0105 o nowoczesnych skomputeryzowanych urz\u0105dzeniach, takich jak ogromne chmury obliczeniowe, wysokiej klasy telefony kom\u00F3rkowe i najmniejsze systemy wbudowane. Takie zastosowania wymagaj\u0105 zar\u00F3wno wydajno\u015Bci, jak i efektywno\u015Bci energetycznej. Zestaw instrukcji zawiera r\u00F3wnie\u017C znaczn\u0105 ilo\u015B\u0107 oprogramowania wspomagaj\u0105cego, kt\u00F3re pozwala unikn\u0105\u0107 s\u0142abo\u015Bci nowych zestaw\u00F3w instrukcji. Projekt rozpocz\u0105\u0142 si\u0119 w 2010 r. na Uniwersytecie Kalifornijskim w Berkeley, ale wielu wsp\u00F3\u0142pracownik\u00F3w to wolontariusze i pracownicy sektora poza uniwersytetem. RISC-V ISA zosta\u0142 zaprojektowany z my\u015Bl\u0105 o ma\u0142ych, szybkich i energooszcz\u0119dnych implementacjach w \u015Bwiecie rzeczywistym, ale bez nadmiernego projektowania dla konkretnego stylu mikroarchitektury. 7 maja 2017 zosta\u0142y opublikowane wersja 2.2 ISA przestrzeni u\u017Cytkownika oraz wersja robocza 1.10 uprzywilejowanego ISA."@pl ,
"\u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 (\u0628\u0627\u0644\u0625\u0646\u062C\u0644\u064A\u0632\u064A\u0629: RISC-V)\u200F \u0647\u064A \u0628\u0646\u064A\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u062A\u0639\u0644\u064A\u0645\u0627\u062A (Instructions Set Architecture) \u062D\u0631\u0629 \u0648\u0645\u0641\u062A\u0648\u062D\u0629 \u0627\u0644\u0645\u0635\u062F\u0631 \u062A\u0633\u062A\u0646\u062F \u0625\u0644\u0649 \u0645\u0628\u0627\u062F\u0626 \u0627\u0644\u062D\u0648\u0633\u0628\u0629 \u0627\u0644\u0645\u062D\u062F\u062F\u0629 \u0631\u064A\u0633\u0643. \u062E\u0644\u0627\u0641 \u0645\u064F\u0639\u0638\u0645 \u0645\u0639\u0627\u064A\u064A\u0631 \u0628\u064A\u0646\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A (ISA) \u064A\u0645\u0643\u0646 \u0627\u0633\u062A\u062E\u062F\u0627\u0645 \u0645\u0639\u064A\u0627\u0631 RISC-V ISA \u0628\u062D\u0631\u064A\u0629 \u0644\u0623\u064A \u063A\u0631\u0636\u060C \u0645\u0627 \u064A\u0639\u0646\u064A \u062D\u0631\u064A\u0629 \u0643\u0627\u0645\u0644\u0629 \u0641\u064A \u062A\u0635\u0645\u064A\u0645 \u0648\u062A\u0635\u0646\u064A\u0639 \u0648\u0628\u064A\u0639 \u0631\u0642\u0627\u0626\u0642 \u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 \u0648\u0628\u0631\u0645\u062C\u062A\u0647\u0627. \u0644\u0627 \u064A\u064F\u0639\u062A\u0628\u0631 \u0631\u064A\u0633\u0643-\u0641\u0627\u064A\u0641 \u0623\u0648\u0644 \u0628\u0646\u064A\u0629 \u0645\u062C\u0645\u0648\u0639\u0629 \u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0645\u0641\u062A\u0648\u062D\u0629\u060C \u0648\u062A\u0643\u0645\u0644 \u0623\u0647\u0645\u064A\u062A\u0647 \u0641\u064A \u0623\u0646\u0647 \u0635\u064F\u0645\u0645 \u0644\u064A\u0633\u062A\u0639\u0645\u0644 \u0639\u0644\u0649 \u0645\u062C\u0645\u0648\u0639\u0629 \u0648\u0627\u0633\u0639\u0629 \u0627\u0644\u0623\u062C\u0647\u0632\u0629. \u062A\u062D\u062A\u0648\u064A \u0645\u062C\u0645\u0648\u0639\u0629 \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0623\u064A\u0636\u064B\u0627 \u0639\u0644\u0649 \u0645\u062C\u0645\u0648\u0639\u0629 \u0643\u0628\u064A\u0631\u0629 \u0645\u0646 \u0628\u0631\u0627\u0645\u062C \u0627\u0644\u062F\u0639\u0645\u060C \u0648\u0627\u0644\u062A\u064A \u062A\u062A\u062C\u0646\u0628 \u0627\u0644\u0636\u0639\u0641 \u0627\u0644\u0645\u0639\u062A\u0627\u062F \u0641\u064A \u0645\u062C\u0645\u0648\u0639\u0627\u062A \u0627\u0644\u062A\u0639\u0644\u064A\u0645\u0627\u062A \u0627\u0644\u062C\u062F\u064A\u062F\u0629. \u0628\u062F\u0623 \u0627\u0644\u0645\u0634\u0631\u0648\u0639 \u0641\u064A \u0639\u0627\u0645 2010 \u0641\u064A \u062C\u0627\u0645\u0639\u0629 \u0643\u0627\u0644\u064A\u0641\u0648\u0631\u0646\u064A\u0627 \u0628\u0640\u0628\u064A\u0631\u0643\u0644\u064A\u060C \u0648\u0644\u0643\u0646 \u0627\u0644\u0639\u062F\u064A\u062F \u0645\u0646 \u0627\u0644\u0645\u0633\u0627\u0647\u0645\u064A\u0646 \u0647\u0645 \u0645\u0646 \u0627\u0644\u0645\u062A\u0637\u0648\u0639\u064A\u0646 \u0648\u0639\u0645\u0627\u0644 \u0627\u0644\u0635\u0646\u0627\u0639\u0629 \u062E\u0627\u0631\u062C \u0627\u0644\u062C\u0627\u0645\u0639\u0629. \u0635\u064F\u0645\u0645 \u062C\u0647\u0627\u0632 RISC-V ISA \u0645\u0639 \u062A\u0637\u0628\u064A\u0642\u0627\u062A \u0641\u064A \u0627\u0644\u0639\u0627\u0644\u0645 \u0627\u0644\u062D\u0642\u064A\u0642\u064A \u0635\u063A\u064A\u0631\u0629 \u0648\u0633\u0631\u064A\u0639\u0629 \u0648\u0642\u0644\u064A\u0644\u0629 \u0627\u0644\u0637\u0627\u0642\u0629\u060C \u0648\u0644\u0643\u0646 \u0628\u062F\u0648\u0646 \u062A\u0635\u0645\u064A\u0645 \u0645\u0639\u0645\u0627\u0631\u064A \u0623\u0643\u062B\u0631 \u0645\u0646 \u0623\u062C\u0644 \u0623\u0633\u0644\u0648\u0628 \u0645\u0639\u0645\u0627\u0631\u064A \u062F\u0642\u064A\u0642 \u0645\u0639\u064A\u0646."@ar ,
"RISC-V (uttalas \"risk-five\" p\u00E5 engelska) \u00E4r en \u00F6ppen processorarkitektur.Den finns huvudsakligen i tv\u00E5 varianter: RV32 f\u00F6r 32 bitar och RV64 f\u00F6r 64 bitar. Det finns ocks\u00E5 en prelimin\u00E4r definition av en 128-bitarsvariant. Utvecklingen startade p\u00E5 University of California, Berkeley sommaren 2010.Namnet RISC-V kommer av att det \u00E4r universitetets femte arkitektur av RISC-typ.Nu drivs utvecklingen av RISC-V Foundation och dess medlemmar. Arkitekturen designades f\u00F6r att vara flexibel och enkel att ut\u00F6ka.Ett av de ursprungliga m\u00E5len med utvecklingen av RISC-V var att underl\u00E4tta forskning och utbildning kring processorarkitekturer."@sv ,
"RISC-V (pronounced \"risk-five\" where five refers to the number of generations of RISC architecture that were developed at the University of California, Berkeley since 1981) is an open standard instruction set architecture (ISA) based on established RISC principles. Unlike most other ISA designs, RISC-V is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available, and the instruction set is supported in several popular software toolchains. As a RISC architecture, the RISC-V ISA is a load\u2013store architecture. Its floating-point instructions use IEEE 754 floating-point. Notable features of the RISC-V ISA include instruction bit field locations chosen to simplify the use of multiplexers in a CPU, a design that is architecturally neutral, and most-significant bits of immediate values placed at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction can be any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers. The instruction set specification defines 32-bit and 64-bit address space variants. The specification includes a description of a 128-bit flat address space variant, as an extrapolation of 32 and 64 bit variants, but the 128-bit ISA remains \"not frozen\" intentionally, because there is yet so little practical experience with such large memory systems. The project began in 2010 at the University of California, Berkeley, but now many current contributors are volunteers not affiliated with the university. Unlike other academic designs which are typically optimized only for simplicity of exposition, the designers intended that the RISC-V instruction set be usable for practical computers. As of June 2019, version 2.2 of the user-space ISA and version 1.11 of the privileged ISA are frozen, permitting software and hardware development to proceed. The user-space ISA, now renamed the Unprivileged ISA, was updated, ratified and frozen as version 20191213. An external debug specification is available as a draft, version 0.13.2."@en ,
"RISC-V (prononc\u00E9 en anglais \u00AB RISC five \u00BB et signifiant \u00AB RISC cinq \u00BB) est une architecture de jeu d'instructions (instruction set architecture ou ISA) RISC ouverte et libre, disponible en versions 32, 64 et 128 bits. Ses sp\u00E9cifications sont ouvertes et peuvent \u00EAtre utilis\u00E9es librement par l'enseignement, la recherche et l'industrie. Les specifications sont ratifi\u00E9es de fa\u00E7on ouverte par la communaut\u00E9 internationale des d\u00E9veloppeurs. RISC-V est impl\u00E9ment\u00E9 dans diff\u00E9rents SoC, \u00E0 destination de l'embarqu\u00E9, des objets connect\u00E9s (support\u00E9s par diff\u00E9rents syst\u00E8mes temps r\u00E9el ou \u00E0 destination de l'embarqu\u00E9, tels que Arduino, FreeRTOS, HarmonyOS, LiteOS, NuttX, RT-Thread, , Zephyr\u2026), d'ordinateurs l\u00E9gers sous forme de SBC, g\u00E9n\u00E9ralement avec Linux (Debian, Fedora, Ubuntu) ou encore des variantes d'OpenWrt, ainsi qu'Haiku, FreeBSD, NetBSD et OpenBSD et de serveurs, et un projet europ\u00E9en initi\u00E9 en 2019, vise \u00E0 l'utiliser dans des supercalculateurs domestiques comme acc\u00E9l\u00E9rateurs au sein de SoC basse consommation d\u00E9velopp\u00E9s localement et fonctionnant sous GNU/Linux, comme la grande majorit\u00E9 des supercalculateurs."@fr ,
"RISC-V \u00E9 um conjunto de instru\u00E7\u00F5es (ISA) baseado em princ\u00EDpios RISC (acr\u00F4nimo de Reduced Instruction Set Computing, em portugu\u00EAs, \u201CComputa\u00E7\u00E3o de conjunto de instru\u00E7\u00F5es reduzidas\u201D). RISC-V \u00E9 livre para ser usado para qualquer finalidade, permitindo a qualquer pessoa ou empresa projetar e vender chips e software RISC-V sem precisar pagar royalties. Embora n\u00E3o seja o primeiro conjunto de instru\u00E7\u00F5es livre, ele \u00E9 importante porque foi projetado com foco para dispositivos computadorizados modernos, como computa\u00E7\u00E3o em nuvem, aparelhos m\u00F3veis, sistemas embarcados e internet das coisas. O conjunto tamb\u00E9m possui uma gama consider\u00E1vel de software de suporte, o que evita um problema usual de novos conjuntos de instru\u00E7\u00F5es. O projeto come\u00E7ou em 2010 na Universidade da Calif\u00F3rnia, em Berkeley, mas muitos colaboradores s\u00E3o volunt\u00E1rios ou fazem parte de outra empresas e trabalham no projeto de fora da universidade. O RISC-V foi projetado para implementa\u00E7\u00F5es de alto desempenho e baixo consumo de energia. Sendo um conjunto limpo e modular, trabalhando com bases de 32, 64 e 128 bits, com v\u00E1rias op\u00E7\u00F5es de extens\u00E3o em ponto flutuante."@pt ,
"RISC-V es una arquitectura de conjunto de instrucciones (ISA) de hardware libre basado en un dise\u00F1o de tipo RISC (conjunto de instrucciones reducido). A diferencia de la mayor\u00EDa de los conjuntos de instrucciones, el de RISC-V es libre y abierto y se puede usar sin regal\u00EDas para cualquier prop\u00F3sito, lo que permite que cualquiera dise\u00F1e, fabrique y venda chips y software de RISC-V. Si bien no es la primera ISA de arquitectura abierta, es significativa porque est\u00E1 dise\u00F1ada para ser \u00FAtil en una amplia gama de dispositivos. El conjunto de instrucciones tambi\u00E9n tiene un cuerpo sustancial de software de soporte, que evita una debilidad habitual de los nuevos conjuntos de instrucciones. El proyecto comenz\u00F3 en 2010 en la Universidad de California en Berkeley, pero muchos colaboradores son voluntarios y trabajadores de la industria fuera de la universidad. El conjunto de instrucciones se ha dise\u00F1ado pensando en implementaciones peque\u00F1as, r\u00E1pidas y de bajo consumo para el mundo real,\u200B\u200B pero sin una sobre-ingenier\u00EDa excesiva que buscase una microarquitectura concreta.\u200B\u200B En mayo de 2017, estaba cerrada la versi\u00F3n 2.2 del conjunto de instrucciones del espacio de usuario. El conjunto de instrucciones privilegiadas estaba disponible como borrador en la versi\u00F3n 1.10."@es ,
"RISC-V\uFF08\u30EA\u30B9\u30AF \u30D5\u30A1\u30A4\u30D6\uFF09\u306F\u3001\u78BA\u7ACB\u3055\u308C\u305F\u7E2E\u5C0F\u547D\u4EE4\u30BB\u30C3\u30C8\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF (RISC) \u306E\u539F\u5247\u306B\u57FA\u3065\u3044\u305F\u30AA\u30FC\u30D7\u30F3\u6A19\u6E96\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u30A2\u30FC\u30AD\u30C6\u30AF\u30C1\u30E3 (ISA) \u3067\u3042\u308B\u3002\u4ED6\u306E\u591A\u304F\u306EISA\u8A2D\u8A08\u3068\u306F\u7570\u306A\u308A\u3001RISC-V ISA\u306F\u3001\u4F7F\u7528\u6599\u306E\u304B\u304B\u3089\u306A\u3044\u30AA\u30FC\u30D7\u30F3\u30BD\u30FC\u30B9\u30E9\u30A4\u30BB\u30F3\u30B9\u3067\u63D0\u4F9B\u3055\u308C\u3066\u3044\u308B\u3002\u591A\u304F\u306E\u4F01\u696D\u304CRISC-V\u30CF\u30FC\u30C9\u30A6\u30A7\u30A2\u3092\u63D0\u4F9B\u3057\u305F\u308A\u3001\u767A\u8868\u3057\u305F\u308A\u3057\u3066\u304A\u308A\u3001RISC-V\u3092\u30B5\u30DD\u30FC\u30C8\u3059\u308B\u30AA\u30FC\u30D7\u30F3\u30BD\u30FC\u30B9\u306E\u30AA\u30DA\u30EC\u30FC\u30C6\u30A3\u30F3\u30B0\u30B7\u30B9\u30C6\u30E0\u304C\u5229\u7528\u53EF\u80FD\u3067\u3042\u308A\u3001\u3044\u304F\u3064\u304B\u306E\u4E00\u822C\u7684\u306A\u30BD\u30D5\u30C8\u30A6\u30A7\u30A2\u30C4\u30FC\u30EB\u30C1\u30A7\u30FC\u30F3\u3067\u547D\u4EE4\u30BB\u30C3\u30C8\u304C\u30B5\u30DD\u30FC\u30C8\u3055\u308C\u3066\u3044\u308B\u3002 RISC-V ISA\u306E\u6CE8\u76EE\u3059\u3079\u304D\u7279\u5FB4\u306F\u3001\u30ED\u30FC\u30C9\u30B9\u30C8\u30A2\u30FB\u30A2\u30FC\u30AD\u30C6\u30AF\u30C1\u30E3\u3001CPU\u5185\u306E\u30DE\u30EB\u30C1\u30D7\u30EC\u30AF\u30B5\u3092\u7C21\u7D20\u5316\u3059\u308B\u30D3\u30C3\u30C8\u30D1\u30BF\u30FC\u30F3\u3001IEEE 754\u6D6E\u52D5\u5C0F\u6570\u70B9\u3001\u30A2\u30FC\u30AD\u30C6\u30AF\u30C1\u30E3\u7684\u306B\u4E2D\u7ACB\u306A\u8A2D\u8A08\u3001\u7B26\u53F7\u62E1\u5F35\u3092\u9AD8\u901F\u5316\u3059\u308B\u305F\u3081\u306B\u6700\u4E0A\u4F4D\u30D3\u30C3\u30C8\u3092\u56FA\u5B9A\u4F4D\u7F6E\u306B\u914D\u7F6E\u3059\u308B\u3053\u3068\u306A\u3069\u3067\u3042\u308B\u3002\u547D\u4EE4\u30BB\u30C3\u30C8\u306F\u3001\u5E45\u5E83\u3044\u7528\u9014\u306B\u5BFE\u5FDC\u3067\u304D\u308B\u3088\u3046\u306B\u8A2D\u8A08\u3055\u308C\u3066\u3044\u308B\u3002\u53EF\u5909\u5E45\u3067\u62E1\u5F35\u53EF\u80FD\u306A\u306E\u3067\u3001\u5E38\u306B\u3088\u308A\u591A\u304F\u306E\u30A8\u30F3\u30B3\u30FC\u30C7\u30A3\u30F3\u30B0\u30D3\u30C3\u30C8\u3092\u8FFD\u52A0\u3059\u308B\u3053\u3068\u304C\u3067\u304D\u308B\u300232\u300164\u3001128\u30D3\u30C3\u30C8\u306E3\u3064\u306E\u30EF\u30FC\u30C9\u5E45\u3068\u3001\u3055\u307E\u3056\u307E\u306A\u30B5\u30D6\u30BB\u30C3\u30C8\u3092\u30B5\u30DD\u30FC\u30C8\u3057\u3066\u3044\u308B\u3002\u5404\u30B5\u30D6\u30BB\u30C3\u30C8\u306E\u5B9A\u7FA9\u306F\u30013\u3064\u306E\u30EF\u30FC\u30C9\u5E45\u306B\u3088\u3063\u3066\u82E5\u5E72\u7570\u306A\u308B\u3002\u30B5\u30D6\u30BB\u30C3\u30C8\u306F\u3001\u5C0F\u578B\u306E\u7D44\u307F\u8FBC\u307F\u30B7\u30B9\u30C6\u30E0\u3001\u30D1\u30FC\u30BD\u30CA\u30EB\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF\u3001\u30D9\u30AF\u30C8\u30EB\u30D7\u30ED\u30BB\u30C3\u30B5\u3092\u642D\u8F09\u3057\u305F\u30B9\u30FC\u30D1\u30FC\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF\u3001\u5009\u5EAB\u898F\u6A21\u306E19\u30A4\u30F3\u30C1\u30E9\u30C3\u30AF\u30DE\u30A6\u30F3\u30C8\u4E26\u5217\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF\u3092\u30B5\u30DD\u30FC\u30C8\u3057\u3066\u3044\u308B\u3002 ISA\u306E128\u30D3\u30C3\u30C8\u4F38\u5F35\u7248\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u30B9\u30DA\u30FC\u30B9\u304C\u78BA\u4FDD\u3055\u308C\u305F\u306E\u306F\u300160\u5E74\u306B\u308F\u305F\u308B\u696D\u754C\u306E\u7D4C\u9A13\u304B\u3089\u3001\u6700\u3082\u56DE\u5FA9\u4E0D\u53EF\u80FD\u306A\u547D\u4EE4\u30BB\u30C3\u30C8\u8A2D\u8A08\u4E0A\u306E\u8AA4\u308A\u306F\u30E1\u30E2\u30EA\u306B\u5BFE\u3059\u308B\u30A2\u30C9\u30EC\u30B9\u7A7A\u9593\u306E\u4E0D\u8DB3\u3067\u3042\u308B\u3053\u3068\u304C\u793A\u3055\u308C\u3066\u3044\u308B\u304B\u3089\u3067\u3042\u308B\u30022016\u5E74\u6642\u70B9\u3067\u3001128\u30D3\u30C3\u30C8ISA\u306F\u610F\u56F3\u7684\u306B\u672A\u5B9A\u7FA9\u306E\u307E\u307E\u3067\u3042\u308B\u304C\u3001\u3053\u308C\u306F\u3001\u3053\u306E\u3088\u3046\u306A\u5927\u898F\u6A21\u306A\u30E1\u30E2\u30EA\u30B7\u30B9\u30C6\u30E0\u3067\u306E\u5B9F\u7528\u7684\u306A\u7D4C\u9A13\u304C\u307E\u3060\u307B\u3068\u3093\u3069\u306A\u3044\u305F\u3081\u3067\u3042\u308B\u3002 \u3053\u306E\u30D7\u30ED\u30B8\u30A7\u30AF\u30C8\u306F2010\u5E74\u306B\u30AB\u30EA\u30D5\u30A9\u30EB\u30CB\u30A2\u5927\u5B66\u30D0\u30FC\u30AF\u30EC\u30FC\u6821\u3067\u958B\u59CB\u3055\u308C\u305F\u304C\u3001\u8CA2\u732E\u8005\u306E\u591A\u304F\u306F\u5927\u5B66\u3068\u306F\u95A2\u4FC2\u306E\u306A\u3044\u30DC\u30E9\u30F3\u30C6\u30A3\u30A2\u3067\u3042\u308B\u3002\u4ED6\u306E\u30A2\u30AB\u30C7\u30DF\u30C3\u30AF\u306A\u8A2D\u8A08\u306F\u3001\u4E00\u822C\u7684\u306B\u8AAC\u660E\u3092\u7C21\u5358\u306B\u3059\u308B\u305F\u3081\u3060\u3051\u306B\u6700\u9069\u5316\u3055\u308C\u3066\u3044\u308B\u306E\u306B\u5BFE\u3057\u3001RISC-V\u306E\u547D\u4EE4\u30BB\u30C3\u30C8\u306F\u3001\u5B9F\u7528\u7684\u306A\u30B3\u30F3\u30D4\u30E5\u30FC\u30BF\u3067\u4F7F\u7528\u3067\u304D\u308B\u3088\u3046\u306B\u8A2D\u8A08\u3055\u308C\u3066\u3044\u308B\u3002 2019\u5E746\u6708\u306E\u6642\u70B9\u3067\u3001\u30E6\u30FC\u30B6\u30B9\u30DA\u30FC\u30B9ISA\u306E\u30D0\u30FC\u30B8\u30E7\u30F32.2\u3068\u7279\u6A29ISA\u306E\u30D0\u30FC\u30B8\u30E7\u30F31.11\u306F\u51CD\u7D50\u3055\u308C\u3066\u304A\u308A\u3001\u30BD\u30D5\u30C8\u30A6\u30A7\u30A2\u3068\u30CF\u30FC\u30C9\u30A6\u30A7\u30A2\u306E\u958B\u767A\u3092\u9032\u3081\u308B\u3053\u3068\u304C\u3067\u304D\u308B\u3002\u30C7\u30D0\u30C3\u30B0\u4ED5\u69D8\u306F\u3001\u30C9\u30E9\u30D5\u30C8\u3068\u3057\u3066\u30D0\u30FC\u30B8\u30E7\u30F30.13.2\u304C\u7528\u610F\u3055\u308C\u3066\u3044\u308B\u3002"@ja ,
"RISC-V (Engelse uitspraak: risk-five) is een instructiesetarchitectuur (ISA) die op het principe van een reduced instruction set computer (RISC) is gebaseerd. Het is een open standaard met een BSD-licentie, wat betekent dat RISC-V niet gepatenteerd is en vrij kan worden gebruikt. Zo mag iedereen RISC-V-microprocessors (als opensourcehardware) ontwerpen, produceren, ontwikkelen en verkopen. Een aantal bedrijven biedt of heeft al RISC-V-hardware aangekondigd."@nl ,
"RISC-V (\u0432\u0438\u043C\u043E\u0432\u043B\u044F\u0454\u0442\u044C\u0441\u044F \"risk-five\") \u2014 \u0432\u0456\u0434\u043A\u0440\u0438\u0442\u0430 \u0430\u0440\u0445\u0456\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u0456\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0456\u0439 \u0446\u0435\u043D\u0442\u0440\u0430\u043B\u044C\u043D\u043E\u0433\u043E \u043F\u0440\u043E\u0446\u0435\u0441\u043E\u0440\u0430, \u0449\u043E \u0431\u0430\u0437\u0443\u0454\u0442\u044C\u0441\u044F \u043D\u0430 \u043F\u0440\u0438\u043D\u0446\u0438\u043F\u0430\u0445 RISC. \u041F\u0440\u043E\u0435\u043A\u0442 \u0440\u043E\u0437\u043F\u043E\u0447\u0430\u0432\u0441\u044F \u0443 2010 \u0440\u043E\u0446\u0456 \u0432 \u0423\u043D\u0456\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u0456 \u041A\u0430\u043B\u0456\u0444\u043E\u0440\u043D\u0456\u0457 (\u0411\u0435\u0440\u043A\u043B\u0456), \u0434\u043E \u0440\u043E\u0431\u043E\u0442\u0438 \u0434\u043E\u043B\u0443\u0447\u0438\u043B\u0438\u0441\u044F \u0442\u0430\u043A\u043E\u0436 \u0431\u0430\u0433\u0430\u0442\u043E \u0435\u043D\u0442\u0443\u0437\u0456\u0430\u0441\u0442\u0456\u0432 \u043F\u043E\u0437\u0430 \u043C\u0435\u0436\u0430\u043C\u0438 \u0443\u043D\u0456\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u0443. \u0421\u0442\u0430\u043D\u043E\u043C \u043D\u0430 \u0442\u0440\u0430\u0432\u0435\u043D\u044C 2017 \u0440\u043E\u043A\u0443, \u0430\u0440\u0445\u0456\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u043A\u043E\u043C\u0430\u043D\u0434 \u0434\u043B\u044F \u043F\u0440\u043E\u0433\u0440\u0430\u043C \u043A\u043E\u0440\u0438\u0441\u0442\u0443\u0432\u0430\u0447\u0430 \u043C\u0430\u0454 \u0432\u0435\u0440\u0441\u0456\u044E 2.2, \u0432 \u0442\u043E\u0439 \u0447\u0430\u0441 \u044F\u043A \u043F\u0440\u0438\u0432\u0456\u043B\u0435\u0439\u043E\u0432\u0430\u043D\u0430 \u0447\u0430\u0441\u0442\u0438\u043D\u0430 (\u0434\u043B\u044F \u0432\u0438\u043A\u043E\u0440\u0438\u0441\u0442\u0430\u043D\u043D\u044F \u044F\u0434\u0440\u043E\u043C \u043E\u043F\u0435\u0440\u0430\u0446\u0456\u0439\u043D\u043E\u0457 \u0441\u0438\u0441\u0442\u0435\u043C\u0438) \u043F\u043E\u043A\u0438 \u0454 \u0447\u043E\u0440\u043D\u043E\u0432\u043E\u044E \u0432\u0435\u0440\u0441\u0456\u0454\u044E 1.10."@uk ,
"RISC-V \u00E9s una arquitectura de joc d'instruccions o ISA basada en codi obert i de tipus RISC. RISC-V fou creada el 2010 per investigadors de la Universitat de Berkeley a Calif\u00F2rnia."@ca ,
"RISC-V \u2014 \u0440\u0430\u0441\u0448\u0438\u0440\u044F\u0435\u043C\u0430\u044F \u043E\u0442\u043A\u0440\u044B\u0442\u0430\u044F \u0438 \u0441\u0432\u043E\u0431\u043E\u0434\u043D\u0430\u044F \u0441\u0438\u0441\u0442\u0435\u043C\u0430 \u043A\u043E\u043C\u0430\u043D\u0434 \u0438 \u043F\u0440\u043E\u0446\u0435\u0441\u0441\u043E\u0440\u043D\u0430\u044F \u0430\u0440\u0445\u0438\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u043D\u0430 \u043E\u0441\u043D\u043E\u0432\u0435 \u043A\u043E\u043D\u0446\u0435\u043F\u0446\u0438\u0438 RISC \u0434\u043B\u044F \u043C\u0438\u043A\u0440\u043E\u043F\u0440\u043E\u0446\u0435\u0441\u0441\u043E\u0440\u043E\u0432 \u0438 \u043C\u0438\u043A\u0440\u043E\u043A\u043E\u043D\u0442\u0440\u043E\u043B\u043B\u0435\u0440\u043E\u0432. \u0410\u0440\u0445\u0438\u0442\u0435\u043A\u0442\u0443\u0440\u0430 \u0434\u043E\u0441\u0442\u0443\u043F\u043D\u0430 \u0434\u043B\u044F \u0441\u0432\u043E\u0431\u043E\u0434\u043D\u043E\u0433\u043E \u0438 \u0431\u0435\u0441\u043F\u043B\u0430\u0442\u043D\u043E\u0433\u043E \u0438\u0441\u043F\u043E\u043B\u044C\u0437\u043E\u0432\u0430\u043D\u0438\u044F, \u0432\u043A\u043B\u044E\u0447\u0430\u044F \u043A\u043E\u043C\u043C\u0435\u0440\u0447\u0435\u0441\u043A\u0438\u0435 \u0440\u0435\u0430\u043B\u0438\u0437\u0430\u0446\u0438\u0438 \u043D\u0435\u043F\u043E\u0441\u0440\u0435\u0434\u0441\u0442\u0432\u0435\u043D\u043D\u043E \u0432 \u043A\u0440\u0435\u043C\u043D\u0438\u0438 \u0438\u043B\u0438 \u043A\u043E\u043D\u0444\u0438\u0433\u0443\u0440\u0438\u0440\u043E\u0432\u0430\u043D\u0438\u0438 \u041F\u041B\u0418\u0421. \u0418\u043C\u0435\u0435\u0442 \u0437\u0430\u0440\u0435\u0437\u0435\u0440\u0432\u0438\u0440\u043E\u0432\u0430\u043D\u043D\u044B\u0435 \u0432 \u0441\u043F\u0435\u0446\u0438\u0444\u0438\u043A\u0430\u0446\u0438\u0438 \u0431\u0438\u0442\u044B \u043A\u043E\u0434\u0438\u0440\u043E\u0432\u043A\u0438 \u0434\u043B\u044F \u0440\u0430\u0441\u0448\u0438\u0440\u0435\u043D\u0438\u044F \u0441\u043F\u0438\u0441\u043A\u0430 \u043A\u043E\u043C\u0430\u043D\u0434. \u0421\u0442\u0430\u0440\u0442\u043E\u0432\u0430\u043B\u0430 \u0432 2010 \u0433\u043E\u0434\u0443 \u043A\u0430\u043A \u0438\u0441\u0441\u043B\u0435\u0434\u043E\u0432\u0430\u0442\u0435\u043B\u044C\u0441\u043A\u0438\u0439 \u043F\u0440\u043E\u0435\u043A\u0442 \u043F\u0440\u0438 \u043D\u0435\u043F\u043E\u0441\u0440\u0435\u0434\u0441\u0442\u0432\u0435\u043D\u043D\u043E\u043C \u0443\u0447\u0430\u0441\u0442\u0438\u0438 \u0414\u044D\u0432\u0438\u0434\u0430 \u041F\u0430\u0442\u0442\u0435\u0440\u0441\u043E\u043D\u0430 \u0432 \u041A\u0430\u043B\u0438\u0444\u043E\u0440\u043D\u0438\u0439\u0441\u043A\u043E\u043C \u0443\u043D\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u0435 \u0411\u0435\u0440\u043A\u043B\u0438 \u0432 \u0421\u0428\u0410. \u0412 \u043D\u0430\u0441\u0442\u043E\u044F\u0449\u0435\u0435 \u0432\u0440\u0435\u043C\u044F, \u043C\u043D\u043E\u0433\u0438\u0435 \u043D\u044B\u043D\u0435\u0448\u043D\u0438\u0435 \u0443\u0447\u0430\u0441\u0442\u043D\u0438\u043A\u0438 \u043F\u0440\u043E\u0435\u043A\u0442\u043E\u0432 \u0440\u0430\u0437\u0432\u0438\u0442\u0438\u044F RISC-V \u044F\u0432\u043B\u044F\u044E\u0442\u0441\u044F \u0434\u043E\u0431\u0440\u043E\u0432\u043E\u043B\u044C\u0446\u0430\u043C\u0438, \u043D\u0435 \u0441\u0432\u044F\u0437\u0430\u043D\u043D\u044B\u043C\u0438 \u0441 \u0443\u043D\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442\u043E\u043C. \u0412 \u043E\u0442\u043B\u0438\u0447\u0438\u0435 \u043E\u0442 \u0434\u0440\u0443\u0433\u0438\u0445 \u0430\u043A\u0430\u0434\u0435\u043C\u0438\u0447\u0435\u0441\u043A\u0438\u0445 \u043F\u0440\u043E\u0435\u043A\u0442\u043E\u0432, \u043A\u043E\u0442\u043E\u0440\u044B\u0435 \u043E\u0431\u044B\u0447\u043D\u043E \u0441\u043E\u0441\u0440\u0435\u0434\u043E\u0442\u043E\u0447\u0435\u043D\u044B \u043D\u0430 \u043F\u0440\u043E\u0441\u0442\u043E\u0442\u0435 \u0438 \u043E\u0431\u0440\u0430\u0437\u043E\u0432\u0430\u0442\u0435\u043B\u044C\u043D\u044B\u0445 \u0446\u0435\u043B\u044F\u0445, \u0432 \u043D\u0430\u0431\u043E\u0440 \u043A\u043E\u043C\u0430\u043D\u0434 RISC-V \u0441\u0440\u0430\u0437\u0443 \u043F\u0440\u043E\u0435\u043A\u0442\u0438\u0440\u0443\u0435\u0442\u0441\u044F \u0434\u043B\u044F \u0448\u0438\u0440\u043E\u043A\u043E\u0433\u043E \u043A\u0440\u0443\u0433\u0430 \u043A\u043E\u043C\u043F\u044C\u044E\u0442\u0435\u0440\u043D\u044B\u0445 \u043F\u0440\u0438\u043C\u0435\u043D\u0435\u043D\u0438\u0439. \u0414\u043B\u044F \u0443\u0441\u0442\u043E\u0439\u0447\u0438\u0432\u043E\u0433\u043E \u0440\u0430\u0437\u0432\u0438\u0442\u0438\u044F, \u0441\u0442\u0430\u043D\u0434\u0430\u0440\u0442\u0438\u0437\u0430\u0446\u0438\u0438 \u0438 \u043F\u0440\u043E\u0434\u0432\u0438\u0436\u0435\u043D\u0438\u044F RISC-V \u0432 2015 \u0433\u043E\u0434\u0443 \u0441\u043E\u0437\u0434\u0430\u043D \u043C\u0435\u0436\u0434\u0443\u043D\u0430\u0440\u043E\u0434\u043D\u044B\u0439 \u0444\u043E\u043D\u0434 RISC-V \u0438 \u0430\u0441\u0441\u043E\u0446\u0438\u0430\u0446\u0438\u044F \u0441\u043E \u0448\u0442\u0430\u0431-\u043A\u0432\u0430\u0440\u0442\u0438\u0440\u043E\u0439 \u0432 \u0426\u044E\u0440\u0438\u0445\u0435 \u0432 \u0428\u0432\u0435\u0439\u0446\u0430\u0440\u0438\u0438. \u0421 2018 \u0433\u043E\u0434\u0430 RISC-V Foundation \u0440\u0430\u0431\u043E\u0442\u0430\u0435\u0442 \u0432 \u0442\u0435\u0441\u043D\u043E\u043C \u043F\u0430\u0440\u0442\u043D\u0451\u0440\u0441\u0442\u0432\u0435 \u0441 The Linux Foundation. \u0412 \u0440\u0443\u043A\u043E\u0432\u043E\u0434\u0441\u0442\u0432\u043E \u0438 \u0442\u0435\u0445\u043D\u0438\u0447\u0435\u0441\u043A\u0438\u0435 \u043A\u043E\u043C\u0438\u0442\u0435\u0442\u044B \u0432\u0445\u043E\u0434\u044F\u0442 \u0434\u0432\u0435 \u0440\u0443\u0441\u0441\u043A\u0438\u0435 \u043A\u043E\u043C\u043F\u0430\u043D\u0438\u0438 \u0440\u0430\u0437\u0440\u0430\u0431\u043E\u0442\u0447\u0438\u043A\u0438 \u043F\u0440\u043E\u0446\u0435\u0441\u0441\u043E\u0440\u043D\u044B\u0445 \u044F\u0434\u0435\u0440 -- Syntacore \u0438 CloudBEAR. \u0412 \u0444\u0435\u0432\u0440\u0430\u043B\u0435 2022 \u0433\u043E\u0434\u0430 \u043A\u043E\u043C\u043F\u0430\u043D\u0438\u044F Intel \u043E\u0431\u044A\u044F\u0432\u0438\u043B\u0430 \u043E\u0431 \u0438\u043D\u0432\u0435\u0441\u0442\u0438\u0440\u043E\u0432\u0430\u043D\u0438\u0438 \u0432 \u0440\u0430\u0437\u0432\u0438\u0442\u0438\u0435 RISC-V \u043E\u0434\u043D\u043E\u0433\u043E \u043C\u0438\u043B\u043B\u0438\u0430\u0440\u0434\u0430 \u0434\u043E\u043B\u043B\u0430\u0440\u043E\u0432 \u0438 \u0432\u043E\u0448\u043B\u0430 \u0432 \u0441\u043E\u0441\u0442\u0430\u0432 \u0440\u0443\u043A\u043E\u0432\u043E\u0434\u0441\u0442\u0432\u0430 RISC-V. \u0412 \u0441\u0435\u043D\u0442\u044F\u0431\u0440\u0435 2022 \u0433\u043E\u0434\u0430 \u0432 \u0420\u043E\u0441\u0441\u0438\u0438 \u043E\u0431\u0440\u0430\u0437\u043E\u0432\u0430\u043D \u0410\u043B\u044C\u044F\u043D\u0441 RISC-V. \u041F\u043E \u0441\u043E\u0441\u0442\u043E\u044F\u043D\u0438\u044E \u043D\u0430 \u0434\u0435\u043A\u0430\u0431\u0440\u044C 2022 \u0433\u043E\u0434\u0430 13 \u0438\u0437 25 \u043C\u0435\u0441\u0442 \u0432 \u0441\u043E\u0432\u0435\u0442\u0435 \u0434\u0438\u0440\u0435\u043A\u0442\u043E\u0440\u043E\u0432 RISC-V \u0437\u0430\u043D\u0438\u043C\u0430\u044E\u0442 \u043A\u0438\u0442\u0430\u0439\u0441\u043A\u0438\u0439 \u043A\u043E\u043C\u043F\u0430\u043D\u0438\u0438 \u0438 \u043E\u0440\u0433\u0430\u043D\u0438\u0437\u0430\u0446\u0438\u0438, \u0432\u0435\u0434\u0443\u0449\u0443\u044E \u0440\u043E\u043B\u044C \u0438\u0437 \u043A\u043E\u0442\u043E\u0440\u044B\u0445 \u0437\u0430\u043D\u0438\u043C\u0430\u0435\u0442 \u043A\u0438\u0442\u0430\u0439\u0441\u043A\u0430\u044F \u0430\u043A\u0430\u0434\u0435\u043C\u0438\u044F \u043D\u0430\u0443\u043A. \u0411\u0430\u0437\u043E\u0432\u0430\u044F \u0441\u043F\u0435\u0446\u0438\u0444\u0438\u043A\u0430\u0446\u0438\u044F RISC-V \u0432\u043A\u043B\u044E\u0447\u0430\u0435\u0442 \u0441\u0440\u0430\u0432\u043D\u0438\u0442\u0435\u043B\u044C\u043D\u043E \u043D\u0435\u0431\u043E\u043B\u044C\u0448\u043E\u0435 \u0447\u0438\u0441\u043B\u043E \u043A\u043E\u043C\u0430\u043D\u0434 \u2014 \u0441\u0442\u0430\u043D\u0434\u0430\u0440\u0442\u043D\u044B\u0439 \u043D\u0430\u0431\u043E\u0440 \u0438\u0437 39 \u0446\u0435\u043B\u043E\u0447\u0438\u0441\u043B\u0435\u043D\u043D\u044B\u0445 \u0438\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0438\u0439 RV32I, \u0441\u0442\u0430\u043D\u0434\u0430\u0440\u0442\u043D\u044B\u0435 \u0440\u0430\u0441\u0448\u0438\u0440\u0435\u043D\u0438\u044F (M, A, F \u0438 D) \u0434\u043E\u0431\u0430\u0432\u043B\u044F\u044E\u0442 \u043D\u0430\u0431\u043E\u0440 \u0438\u0437 53 \u0438\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0438\u0439, \u0441\u0436\u0430\u0442\u044B\u0439 \u0444\u043E\u0440\u043C\u0430\u0442 (\u0440\u0430\u0441\u0448\u0438\u0440\u0435\u043D\u0438\u0435 C) \u0434\u043E\u0431\u0430\u0432\u043B\u044F\u0435\u0442 34 \u043A\u043E\u043C\u0430\u043D\u0434\u044B \u0434\u043B\u044F \u0443\u0434\u0432\u043E\u0435\u043D\u0438\u044F \u043F\u043B\u043E\u0442\u043D\u043E\u0441\u0442\u0438 \u0443\u043F\u0430\u043A\u043E\u0432\u043A\u0438 \u0432 \u043C\u0430\u0448\u0438\u043D\u043D\u043E\u043C \u0441\u043B\u043E\u0432\u0435 \u043D\u0430\u0438\u0431\u043E\u043B\u0435\u0435 \u0432\u043E\u0441\u0442\u0440\u0435\u0431\u043E\u0432\u0430\u043D\u043D\u044B\u0445 \u0441\u0442\u0430\u043D\u0434\u0430\u0440\u0442\u043D\u044B\u0445 \u0438\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0438\u0439. \u0418\u0441\u043F\u043E\u043B\u044C\u0437\u0443\u0435\u0442\u0441\u044F 6 \u0442\u0438\u043F\u043E\u0432 \u043A\u043E\u0434\u0438\u0440\u043E\u0432\u0430\u043D\u0438\u044F \u0438\u043D\u0441\u0442\u0440\u0443\u043A\u0446\u0438\u0439 (\u0444\u043E\u0440\u043C\u0430\u0442\u043E\u0432)."@ru ,
"Il RISC-V (pronunciato: \u00ABrisc-five\u00BB) \u00E8 uno standard aperto di insieme di istruzioni (ISA, dall'inglese instruction set architecture) basato sul principio reduced instruction set computer (RISC). A differenza di molti altri ISA, il RISC-V \u00E8 pubblicato sotto licenza open source, pertanto non richiede l'acquisto di una licenza per essere utilizzato. Molte aziende offrono o hanno annunciato hardware basato su questo standard, alcuni sistemi operativi open source sono disponibili e l'insieme d'istruzioni \u00E8 supportato da diversi toolchain. Il progetto \u00E8 iniziato nel 2010 all'Universit\u00E0 della California, Berkeley, ma molti contributori sono volontari non affiliati all'istituto. A differenza di altri design accademici, generalmente ottimizzati per la pura semplicit\u00E0 d'esposizione, i progettisti di questo standard hanno permesso che possa essere utilizzato per computer pratici. A giugno 2019, le versioni 2.2 dello user-space dell'ISA e 1.1 dell'ISA privilegiato sono , permettendo il proseguimento dello sviluppo di hardware e software. \u00C8 disponibile la bozza della specifica di debug, alla versione 0.3."@it ,
"RISC-V\uFF08\u53D1\u97F3\u4E3A\u201Crisk-five\u201D\uFF09\u662F\u4E00\u500B\u57FA\u4E8E\u7CBE\u7B80\u6307\u4EE4\u96C6\uFF08RISC\uFF09\u539F\u5219\u7684\u5F00\u6E90\u6307\u4EE4\u96C6\u67B6\u69CB\uFF08ISA\uFF09\uFF0C\u7C21\u6613\u89E3\u91CB\u70BA\u958B\u6E90\u8EDF\u9AD4\u904B\u52D5\u76F8\u5C0D\u61C9\u7684\u4E00\u7A2E\u300C\u958B\u6E90\u786C\u9AD4\u300D\u3002\u8BE5\u9879\u76EE2010\u5E74\u59CB\u4E8E\u52A0\u5DDE\u5927\u5B78\u67CF\u514B\u840A\u5206\u6821\uFF0C\u4F46\u8BB8\u591A\u8D21\u732E\u8005\u662F\u8BE5\u5927\u5B66\u4EE5\u5916\u7684\u5FD7\u613F\u8005\u548C\u884C\u4E1A\u5DE5\u4F5C\u8005\u3002 \u4E0E\u5927\u591A\u6570\u6307\u4EE4\u96C6\u76F8\u6BD4\uFF0CRISC-V\u6307\u4EE4\u96C6\u53EF\u4EE5\u81EA\u7531\u5730\u7528\u4E8E\u4EFB\u4F55\u76EE\u7684\uFF0C\u5141\u8BB8\u4EFB\u4F55\u4EBA\u8BBE\u8BA1\u3001\u5236\u9020\u548C\u9500\u552ERISC-V\u82AF\u7247\u548C\u8F6F\u4EF6\u800C\u4E0D\u5FC5\u652F\u4ED8\u7D66\u4EFB\u4F55\u516C\u53F8\u5C08\u5229\u8CBB\u3002\u867D\u7136\u8FD9\u4E0D\u662F\u7B2C\u4E00\u4E2A\u5F00\u6E90\u6307\u4EE4\u96C6\uFF0C\u4F46\u5B83\u5177\u6709\u91CD\u8981\u610F\u4E49\uFF0C\u56E0\u4E3A\u5176\u8BBE\u8BA1\u4F7F\u5176\u9002\u7528\u4E8E\u73B0\u4EE3\u8BA1\u7B97\u8BBE\u5907\uFF08\u5982\u4ED3\u5E93\u89C4\u6A21\u4E91\u8BA1\u7B97\u673A\u3001\u9AD8\u7AEF\u79FB\u52A8\u7535\u8BDD\u548C\u5FAE\u5C0F\u5D4C\u5165\u5F0F\u7CFB\u7EDF\uFF09\u3002\u8BBE\u8BA1\u8005\u8003\u8651\u5230\u4E86\u8FD9\u4E9B\u7528\u9014\u4E2D\u7684\u6027\u80FD\u4E0E\u529F\u7387\u6548\u7387\u3002\u8BE5\u6307\u4EE4\u96C6\u8FD8\u5177\u6709\u4F17\u591A\u652F\u6301\u7684\u8F6F\u4EF6\uFF0C\u8FD9\u89E3\u51B3\u4E86\u65B0\u6307\u4EE4\u96C6\u901A\u5E38\u7684\u5F31\u70B9\u3002 RISC-V\u6307\u4EE4\u96C6\u7684\u8BBE\u8BA1\u8003\u8651\u4E86\u5C0F\u578B\u3001\u5FEB\u901F\u3001\u4F4E\u529F\u8017\u7684\u73B0\u5B9E\u60C5\u6CC1\u4F86\u5BE6\u505A\uFF0C\u4F46\u4E26\u6CA1\u6709\u5BF9\u7279\u5B9A\u7684\u5FAE\u67B6\u69CB\u505A\u8FC7\u5EA6\u7684\u8A2D\u8A08\u3002\u622A\u81F32017\u5E745\u6708RISC-V\u5DF2\u7D93\u78BA\u7ACB\u4E86\u7248\u672C2.22\u7684\u7528\u6237\u7A7A\u95F4\u7684\u6307\u4EE4\u96C6(userspace ISA)\uFF0C\u800C\u7279\u6743\u6307\u4EE4\u96C6(privileged ISA)\u4E5F\u5904\u5728\u8349\u6848\u7248\u672C1.10\u3002"@zh ,
"RISC-V (v\u00FDslovnost [\u02CCrisk \u02C8faiv]; V je \u0159\u00EDmsk\u00E1 \u010D\u00EDslice 5) je instruk\u010Dn\u00ED sada z rodiny RISC. Je vyv\u00EDjena od roku 2010 na Kalifornsk\u00E9 univerzit\u011B v Berkeley. P\u016Fvodn\u011B \u0161lo o \u201Ct\u0159\u00EDm\u011Bs\u00ED\u010Dn\u00ED projekt\u201D, kter\u00FD m\u011Bl vytvo\u0159it novou otev\u0159enou instruk\u010Dn\u00ED sadu (architekturu) na z\u00E1klad\u011B existuj\u00EDc\u00EDch technologi\u00ED a p\u0159ekonat tak omezen\u00ED souvisej\u00EDc\u00ED s propriet\u00E1rn\u00EDmi architekturami, mezi n\u011B\u017E pat\u0159\u00ED: \n* Patentov\u00E1 ochrana \u2013 vy\u0161\u0161\u00ED n\u00E1klady \n* Prov\u00E1zanost mezi vlastnictv\u00EDm architektury a n\u00E1vrhem procesor\u016F \u2013 nemo\u017Enost zm\u011Bny dodavatele \n* Slo\u017Eitost mnoha architektur \u2013 \u010Dasto zbyte\u010Dn\u00E1 \n* Architektura m\u016F\u017Ee zaniknout z\u00E1rove\u0148 se spole\u010Dnost\u00ED, kter\u00E1 ji vlastn\u00ED \u2013 riziko v \u010Dase Na rozd\u00EDl od star\u0161\u00EDch projekt\u016F maj\u00EDc\u00EDch rovn\u011B\u017E za c\u00EDl vytv\u00E1\u0159et procesory jako otev\u0159en\u00FD hardware (nap\u0159. a ) je RISC-V navr\u017Een pro \u0161irok\u00E9 pou\u017Eit\u00ED od vestav\u011Bn\u00FDch syst\u00E9m\u016F p\u0159es mobiln\u00ED telefony a\u017E po cloudov\u00E9 po\u010D\u00EDta\u010De, tedy s d\u016Frazem na v\u00FDkon i na spot\u0159ebu. Instruk\u010Dn\u00ED sada RISC-V je od po\u010D\u00E1tku otev\u0159en\u00E1, nicm\u00E9n\u011B velk\u00FD komer\u010Dn\u00ED z\u00E1jem vedl v roce 2015 k zalo\u017Een\u00ED ofici\u00E1ln\u00ED neziskov\u00E9 organizace RISC-V Foundation, jej\u00EDm\u017E c\u00EDlem bylo podpo\u0159it po\u010D\u00E1te\u010Dn\u00ED p\u0159ijet\u00ED RISC-V a d\u00E1le tuto instruk\u010Dn\u00ED sadu udr\u017Eovat a rozv\u00EDjet. P\u016Fvodn\u00ED auto\u0159i a vlastn\u00EDci se vzdali sv\u00FDch pr\u00E1v ve prosp\u011Bch organizace. RISC-V Foundation m\u011Bla 36 zakl\u00E1daj\u00EDc\u00EDch \u010Dlen\u016F a sv\u00FDmi \u010Dleny je nad\u00E1le \u0159\u00EDzena. V roce 2020 do\u0161lo k transformaci na mezin\u00E1rodn\u00ED sdru\u017Een\u00ED RISC-V International, kter\u00E9 s\u00EDdl\u00ED ve \u0160v\u00FDcarsku a je zodpov\u011Bdn\u00E9 za dal\u0161\u00ED v\u00FDvoj architektury RISC-V."@cs ;
dbo:wikiPageWikiLink dbr:BSD_licenses ,
dbr:ETH_Zurich ,
dbr:Branch_delay_slot ,
dbr:Middleware ,
dbr:Creative_Commons_license ,
dbr:University_of_Bologna ,
dbr:GeForce ,
dbr:Version_6_Unix ,
dbr:LEON ,
dbr:Thomas_the_Tank_Engine ,
dbr:SIMD ,
dbr:Bank_switching ,
dbr:Andes_Technology ,
,
dbr:Integer ,
dbr:Vector_processor ,
dbr:Floating-point_arithmetic ,
dbr:Semiconductor_intellectual_property_core ,
dbr:Parallel_computing ,
dbr:Out-of-order_execution ,
dbr:Microprocessor_chronology ,
dbr:Floating-point ,
dbc:Computer-related_introductions_in_2010 ,
,
dbr:Toolchain ,
dbr:Virtualization ,
,
dbr:Binary_translation ,
dbr:Debugger ,
dbr:SiFive .
@prefix ns8: .
dbr:RISC-V dbo:wikiPageWikiLink ns8:Architecture ,
dbr:Galois_field ,
,
,
dbr:Embedded_computer ,
dbr:Tensilica ,
,
dbr:Memory_barrier ,
dbr:Nvidia ,
,
,
,
dbr:Multimedia_Acceleration_eXtensions ,
dbr:UNIX ,
dbr:Xtensa ,
dbr:Google ,
dbr:Automotive_Safety_Integrity_Level ,
dbr:ISO_26262 ,
dbr:Lookup_table ,
dbr:Open_source_license ,
,
dbr:AVX-512 ,
dbr:CPU_design ,
dbr:Centre_for_Development_of_Advanced_Computing ,
dbr:Supervisory_program ,
dbr:OVPsim ,
dbr:Embedded_system ,
,
dbr:Sign_extension ,
dbr:Register-transfer_level ,
dbr:Comparison_of_real-time_operating_systems ,
dbr:Pixel_6 ,
dbr:Open_standard ,
dbr:List_of_open-source_computing_hardware ,
dbr:Patent ,
dbr:Open-source_hardware ,
dbr:Memory_management_unit ,
dbr:Codec ,
dbr:ABA_problem ,
dbr:Digital_signal_processing ,
dbr:Thumb-2 ,
dbr:Berkeley_RISC ,
dbr:Xv6 ,
,
dbr:Personal_computer ,
dbr:Background_debug_mode_interface ,
,
dbr:MIPS_Technologies ,
dbr:Titan_M ,
dbr:Debian ,
dbr:Hypervisor ,
dbr:Adapteva ,
dbr:DLX ,
dbr:IEEE_754 ,
dbr:Fraunhofer_Society ,
,
dbr:QEMU ,
dbr:Verilog ,
dbr:Read-modify-write ,
dbr:ESP32 ,
dbr:Address_space ,
dbr:GNU_Debugger ,
,
dbr:Supercomputer ,
dbr:Chinese_Academy_of_Sciences ,
dbr:Computer_architecture ,
dbr:Intel_Quark ,
dbr:JavaScript ,
dbr:Operating_system ,
dbr:Vector_processors ,
,
dbr:Royalty_payment ,
dbr:Fence_instruction ,
,
dbr:Little-endian ,
,
dbr:Release_consistency ,
dbr:GigaDevice ,
dbr:Global_pointer ,
,
dbr:TianoCore ,
dbc:Instruction_set_architectures .
@prefix ns9: .
dbr:RISC-V dbo:wikiPageWikiLink ns9:store-conditional ,
dbr:Branch_predication ,
,
dbr:Microcontroller_unit ,
,
dbr:IIT_Madras ,
dbr:Immediate_value ,
,
,
dbr:Thread_pointer ,
,
dbr:Compressed_instruction_set ,
,
dbr:Livelock ,
,
dbr:Condition_code_register ,
dbr:Opcode ,
dbr:EmbOS ,
dbr:Complex_instruction_set_computer ,
dbr:Western_Digital ,
dbr:Intel ,
dbr:Microarchitecture ,
dbr:Stack_pointer ,
dbr:PA-RISC ,
,
dbr:IAR_Systems ,
dbr:ANSI_C ,
,
dbr:Position-independent_code ,
dbr:Power_ISA ,
dbr:Streaming_SIMD_Extensions ,
dbr:Carry_bit ,
dbr:Logic_gate ,
dbr:Interrupt ,
dbr:Aeroflex ,
,
dbr:LowRISC ,
dbr:POSIX ,
,
,
dbr:Massachusetts_Institute_of_Technology ,
dbr:Internet_of_Things ,
dbr:Return_statement ,
,
dbr:Cray-1 ,
dbr:GNU_Compiler_Collection ,
dbr:Seagate_Technology ,
dbr:VEGA_Microprocessors ,
,
dbr:OpenBSD ,
dbr:Free_software ,
dbr:Polynomials ,
dbr:FreeBSD ,
dbr:Advanced_Vector_Extensions ,
dbr:Graphics_processing_unit ,
dbr:Arithmetic_logic_unit ,
dbr:PowerPC ,
dbr:Compute_kernel ,
dbr:Non-disclosure_agreement ,
dbr:NetBSD ,
dbr:Alibaba_Group ,
dbr:Context_switch ,
dbr:Freescale ,
dbr:FinFET ,
,
dbr:SeL4 ,
dbr:Hybrid_Memory_Cube ,
,
dbr:USB ,
dbr:Calista_Redmond ,
dbr:Compiler ,
dbr:FreeRTOS ,
dbr:Switzerland ,
dbr:Virtual_memory ,
dbr:Das_U-Boot ,
dbr:Overflow_flag ,
dbc:Microcontrollers ,
dbr:Copyright ,
dbr:OpenJDK ,
dbr:LLVM ,
dbr:European_Processor_Initiative ,
dbr:Web_browser ,
dbr:X86 ,
dbr:MIPS_architecture ,
dbr:Exception_handling ,
dbc:Open_microprocessors ,
dbr:Branch_prediction ,
,
dbr:Field-programmable_gate_array ,
,
dbr:Instruction_set_architecture ,
dbr:Hewlett_Packard_Enterprise ,
,
dbr:IBM ,
,
dbr:Linux ,
dbr:Compare-and-swap ,
,
dbr:Million_instructions_per_second ,
dbr:Assembly_language ,
dbr:Segger_Microcontroller_Systems ,
,
dbr:IBM_Research ,
dbr:Reduced_instruction_set_computer ,
dbr:Multiplexer ,
dbr:SPARC ,
dbr:VHDL ,
dbr:JTAG ,
dbr:Allwinner_Technology ,
dbr:ARM_architecture ,
dbr:Trademark ,
dbr:System_on_a_chip ,
dbr:Server_farm ,
dbr:Linux_distribution ,
dbr:RapidIO ,
dbr:Cobham_plc ,
dbc:Lists_of_microprocessors ,
dbr:Branch_predictor ,
dbr:OpenRISC ,
dbr:Universal_Verification_Methodology .
@prefix dbt: .
dbr:RISC-V dbp:wikiPageUsesTemplate dbt:Programmable_logic ,
dbt:Fraction ,
dbt:Abbr ,
dbt:Code ,
dbt:Use_dmy_dates ,
dbt:Efn ,
dbt:Official_website ,
dbt:Citation_needed ,
dbt:GitHub ,
dbt:Infobox_CPU_architecture ,
dbt:Short_description ,
dbt:Microcontrollers ,
dbt:Refbegin ,
dbt:Refend ,
dbt:As_of ,
dbt:Reflist ,
dbt:No ,
dbt:Start_date_and_age ,
dbt:Commons_category ,
dbt:Notelist ,
dbt:Cite_conference ,
dbt:Cite_web .
@prefix ns11: .
dbr:RISC-V dbp:wikiPageUsesTemplate ns11:a ,
dbt:Vague ,
dbt:Figure_space ,
dbt:Cite_techreport ,
dbt:Failed_verification ,
dbt:Blockquote ,
dbt:Rp ,
dbt:RISC_architectures ,
dbt:Mono ,
dbt:Yes ,
dbt:Library_resources_box ,
dbt:Hyp ;
dbo:thumbnail ;
dbo:wikiPageRevisionID 1123290301 ;
dbo:wikiPageExternalLink ,
,
,
,
,
,
.
@prefix ns12: .
dbr:RISC-V dbo:wikiPageExternalLink ns12:rvalp ,
,
,
,
,
,
.
@prefix ns13: .
dbr:RISC-V dbo:wikiPageExternalLink ns13:what-is-risc-v ,
,
,
.
@prefix xsd: .
dbr:RISC-V dbo:wikiPageLength "121099"^^xsd:nonNegativeInteger ;
dbo:wikiPageID 43653496 ;
dbp:name "RISC-V"@en ;
dbp:branching "Compare-and-branch"@en ;
dbp:bits 3264128 ;
dbp:endianness "Little"@en ;
dbp:gpr 16 ,
32 ,
""@en .
@prefix owl: .
@prefix dbpedia-uk: .
dbr:RISC-V owl:sameAs dbpedia-uk:RISC-V .
@prefix wikidata: .
dbr:RISC-V owl:sameAs wikidata:Q17637401 .
@prefix dbpedia-de: .
dbr:RISC-V owl:sameAs dbpedia-de:RISC-V .
@prefix dbpedia-fr: .
dbr:RISC-V owl:sameAs dbpedia-fr:RISC-V .
@prefix dbpedia-fi: .
dbr:RISC-V owl:sameAs dbpedia-fi:RISC-V ,
dbr:RISC-V .
@prefix dbpedia-vi: .
dbr:RISC-V owl:sameAs dbpedia-vi:RISC-V .
@prefix dbpedia-ca: .
dbr:RISC-V owl:sameAs dbpedia-ca:RISC-V .
@prefix dbpedia-ru: .
dbr:RISC-V owl:sameAs dbpedia-ru:RISC-V .
@prefix dbpedia-et: .
dbr:RISC-V owl:sameAs dbpedia-et:RISC-V .
@prefix dbpedia-ja: .
dbr:RISC-V owl:sameAs dbpedia-ja:RISC-V ,
,
.
@prefix ns26: .
dbr:RISC-V owl:sameAs ns26:iLeN .
@prefix dbpedia-pl: .
dbr:RISC-V owl:sameAs dbpedia-pl:RISC-V .
@prefix dbpedia-hu: .
dbr:RISC-V owl:sameAs dbpedia-hu:RISC-V .
@prefix dbpedia-he: .
dbr:RISC-V owl:sameAs dbpedia-he:RISC-V .
@prefix dbpedia-sv: .
dbr:RISC-V owl:sameAs dbpedia-sv:RISC-V .
@prefix dbpedia-no: .
dbr:RISC-V owl:sameAs dbpedia-no:RISC-V .
@prefix dbpedia-zh: .
dbr:RISC-V owl:sameAs dbpedia-zh:RISC-V .
@prefix dbpedia-eu: .
dbr:RISC-V owl:sameAs dbpedia-eu:RISC-V .
@prefix dbpedia-nl: .
dbr:RISC-V owl:sameAs dbpedia-nl:RISC-V .
@prefix dbpedia-it: .
dbr:RISC-V owl:sameAs dbpedia-it:RISC-V .
@prefix dbpedia-cs: .
dbr:RISC-V owl:sameAs dbpedia-cs:RISC-V .
@prefix dbpedia-ko: .
dbr:RISC-V owl:sameAs dbpedia-ko:RISC-V ,
.
@prefix yago-res: .
dbr:RISC-V owl:sameAs yago-res:RISC-V .
@prefix dbpedia-pt: .
dbr:RISC-V owl:sameAs dbpedia-pt:RISC-V .
@prefix dbpedia-es: .
dbr:RISC-V owl:sameAs dbpedia-es:RISC-V .
@prefix gold: .
dbr:RISC-V gold:hypernym dbr:Instruction .
@prefix prov: .
dbr:RISC-V prov:wasDerivedFrom ;
dbp:type .
@prefix wikipedia-en: .
dbr:RISC-V foaf:isPrimaryTopicOf wikipedia-en:RISC-V ;
dbp:designer ;
dbp:extensions "Zifencei: Load/store fence"@en ,
"M: Multiplication"@en ,
"D: Double"@en ,
"A: Atomics \u2013 LR/SC & fetch-and-op"@en ,
"J: Interpreted or JIT compiled languages support"@en ,
"Zicsr:\tControl and status register support"@en ,
""@en ,
"Q: Quad"@en ,
"F: Floating point"@en ,
"C: Compressed instructions"@en ;
dbp:pageSize 4 ;
dbp:design "RISC"@en ;
dbp:encoding "Variable"@en ;
dbp:date "July 2022"@en ;
dbp:open "Yes, royalty free"@en ;
dbp:version ""@en ,
"privileged ISA 20211203"@en ,
"unprivileged ISA 20191213,"@en ;
dbp:fpr ""@en ,
32 ;
dbp:reason "\"Middleware\" is a broad term; what sort of middleware requires significant work to handle a new instruction set?"@en .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_mobile_operating_systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Open-source_hardware dbo:wikiPageWikiLink dbr:RISC-V .
dbr:GNU_GRUB dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbr:BeagleBoard dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Endianness dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_Linux_distributions dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:platform dbr:RISC-V .
dbr:Processor_register dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OCaml dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_computer_scientists dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Nucleus_RTOS dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Quadruple-precision_floating-point_format dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Transistor_count dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Fedora_Linux dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_open-source_operating_systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:FreeRTOS dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Free_Pascal dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Strace dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:JEB_decompiler dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Leafpad dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OVPsim dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenBLAS dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V ;
dbp:platform dbr:RISC-V .
dbr:OpenLisp dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:platform dbr:RISC-V .
dbr:Loongson dbo:wikiPageWikiLink dbr:RISC-V .
dbr:C-DAC_Thiruvananthapuram dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Linux dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:supportedPlatforms dbr:RISC-V .
dbr:QEMU dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Alibaba_Group dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Intel dbo:wikiPageWikiLink dbr:RISC-V .
dbr:GNU_Compiler_Collection dbo:wikiPageWikiLink dbr:RISC-V .
dbr:IAR_Systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:History_of_general-purpose_CPUs dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Devicetree dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_open-source_hardware dbo:wikiPageWikiLink dbr:RISC-V .
dbr:UEFI dbo:wikiPageWikiLink dbr:RISC-V .
dbr:CompCert dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:GNU_Assembler dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenHarmony dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Geekbench dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:NetBSD dbo:wikiPageWikiLink dbr:RISC-V .
dbr:FreeBSD dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:supportedPlatforms dbr:RISC-V .
dbr:OpenBSD dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Executable_and_Linkable_Format dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Open_coopetition dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Freedom_U540 dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:arch dbr:RISC-V .
dbr:NuttX dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:supportedPlatforms dbr:RISC-V .
dbr:T2_SDE dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Arch_Linux dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenSUSE dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Keith_Packard dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_operating_systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Berkeley_RISC dbo:wikiPageWikiLink dbr:RISC-V .
dbr:MIPS_architecture_processors dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Hamming_weight dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Genode dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:supportedPlatforms dbr:RISC-V .
dbr:FOSDEM dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Apache_Mynewt dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:supportedPlatforms dbr:RISC-V .
wikipedia-en:RISC-V foaf:primaryTopic dbr:RISC-V .
dbr:Green_Hills_Software dbo:wikiPageWikiLink dbr:RISC-V .
dbr:NVDLA dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Motorola_88100 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:HiFive_Unleashed dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageDisambiguates dbr:RISC-V .
dbr:RISC5 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Ubuntu dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Indirect_branch dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Nervos_Network dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_Indian_inventions_and_discoveries dbo:wikiPageWikiLink dbr:RISC-V .
dbr:UC_Berkeley_College_of_Engineering dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:instructions dbr:RISC-V .
dbr:VEGA_Microprocessors dbo:wikiPageWikiLink dbr:RISC-V ;
dbp:arch dbr:RISC-V .
dbr:Xv6 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:LowRISC dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Open_Graphics_Project dbo:wikiPageWikiLink dbr:RISC-V .
dbr:ESP8266 dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:OpenMandriva_Lx dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Glibc dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_single-board_microcontrollers dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_Arduino_boards_and_compatible_systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Silicon_Labs dbo:wikiPageWikiLink dbr:RISC-V .
dbr:MicroPython dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Segger_Microcontroller_Systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Gem5 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Ted_Kaehler dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Microprocessor_chronology dbo:wikiPageWikiLink dbr:RISC-V .
dbr:HelenOS dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_Intel_codenames dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Android_version_history dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_Soviet_microprocessors dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Vector_processor dbo:wikiPageWikiLink dbr:RISC-V .
dbr:MicroBlaze dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_real-time_operating_systems dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Semiconductor_intellectual_property_core dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Coreboot dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbr:ARM_architecture_family dbo:wikiPageWikiLink dbr:RISC-V .
dbr:AMD_Am29000 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_computer_hardware_manufacturers dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Ubuntu_version_history dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Clang dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Android_10 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_microprocessors dbo:wikiPageWikiLink dbr:RISC-V .
dbr:ESP32 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Andes_Technology dbo:wikiPageWikiLink dbr:RISC-V .
dbr:MIPS_architecture dbo:wikiPageWikiLink dbr:RISC-V .
dbr:LLVM dbo:wikiPageWikiLink dbr:RISC-V .
dbr:X86 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Debian dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Musl dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V ;
dbp:platform dbr:RISC-V .
dbr:Das_U-Boot dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Hart dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:MIPS_Technologies dbo:wikiPageWikiLink dbr:RISC-V .
dbr:RT-Thread dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Comparison_of_instruction_set_architectures dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Delay_slot dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Status_register dbo:wikiPageWikiLink dbr:RISC-V .
ns9:store-conditional dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Compressed_instruction_set dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Binary_Modular_Dataflow_Machine dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Libre-SOC dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_open-source_hardware_projects dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_semiconductor_IP_core_vendors dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Arithmetic_shift dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Calista_Redmond dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Trusted_execution_environment dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Linux-libre dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbr:A_Commentary_on_the_UNIX_Operating_System dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Link_register dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageDisambiguates dbr:RISC-V .
dbr:List_of_Google_products dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Pixel_6 dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Pixel_Visual_Core dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Find_first_set dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Carbon_nanotube_computer dbo:wikiPageWikiLink dbr:RISC-V .
dbr:HarmonyOS dbo:wikiPageWikiLink dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V .
dbr:AES_instruction_set dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_Linux-supported_computer_architectures dbo:wikiPageWikiLink dbr:RISC-V .
dbr:List_of_common_microcontrollers dbo:wikiPageWikiLink dbr:RISC-V .
dbr:SiFive dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Calling_convention dbo:wikiPageWikiLink dbr:RISC-V .
dbr:ABA_problem dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Types_of_physical_unclonable_function dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Permute_instruction dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Application-specific_instruction_set_processor dbo:wikiPageWikiLink dbr:RISC-V .
dbr:Risc-v dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:RISC_V dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:Risc_5 dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:Riscv dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:Claire_Wolf dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:RISC-V_Foundation dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:RISCV dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:RV32C dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .
dbr:Barebox dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:computingPlatform dbr:RISC-V .
dbr:GNU_lightning dbo:wikiPageWikiLink dbr:RISC-V .
dbr:RISC-V_architecture dbo:wikiPageWikiLink dbr:RISC-V ;
dbo:wikiPageRedirects dbr:RISC-V .